Input-output Rail-to-Rail CMOS CCII for low voltage-low power applications

This paper presents a novel circuit design for input-output Rail-to-Rail CMOS Second Generation Current Conveyor (CCII) for low voltage and low power applications. The designed circuit is structured from a single stage Rail-to-Rail Operational Amplifier (Op-Amp) and a conventional CMOS inverter as a class AB amplifier. Therefore, it provides a high wide range for input signal and high output current driving capability operation. In this paper, a new technique for an automated design script is created to produce a constant trans-conductance (gm) for the Rail-to-Rail Op-Amp using Open Command Environment (OCEAN) script language. The proposed Rail-to-Rail Op-Amp is based on a DC level shifter technique, which is cited at the input stage. This script allows the design problem to be cast as a program. Therefore, it offers an efficient, reliable, and fast way to implement high-performance of analog integrated circuits. Moreover, the physics-based gm/ID characteristic is used that is more suitable for short channel transistors in sub-micron processes. The circuit is simulated in IBM 0.13? CMOS technology with a single power supply 1.5-V. Virtuoso layout editor tool with caliber tools from Mentor Graphics are used to carry out the layout of the proposed circuit. The chip is fabricated by MOSIS Educational Program (MEP) and is tested to evaluate the performance of the proposed circuits. The measured and simulation results indicate a good agreement. A novel circuit design for input-output Rail-to-Rail CMOS CCII for low voltage and low power applications is proposed.A new technique for an automated design script is created using Open Command Environment script language.The physics-based gm/ID characteristic is used that is more suitable for short channel transistors in sub-micron processes.Virtuoso layout editor tool with caliber tools from Mentor Graphics are used to carry out the layout.The chip is fabricated by MOSIS Educational Program.

[1]  Kamel Besbes,et al.  Low-voltage high-performance current mirrors: Application to linear voltage-to-current converter , 2011, Int. J. Circuit Theory Appl..

[2]  Ali Toker,et al.  Tunable allpass filter for low voltage operation , 2003 .

[3]  Peng Huang,et al.  A Constant Gm CMOS Op-Amp with Rail-to-Rail input/output stage , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[4]  Carlos Galup-Montoro,et al.  CMOS Analog Design Using All-Region MOSFET Modeling: Advanced MOS transistor modeling , 2010 .

[6]  Jiri Jakovenko,et al.  A Powerful Optimization Tool for Analog Integrated Circuits Design , 2013 .

[7]  S.A. Mahmoud,et al.  A new low-voltage CMOS rail-to-rail balanced output current conveyor realization , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[8]  Fabian Khateb,et al.  New bulk-driven class AB CCII , 2011, Proceedings of 21st International Conference Radioelektronika 2011.

[9]  Kamel Besbes,et al.  Novel CMOS second generation current conveyor CCII with rail-to-rail input stage and filter application , 2014, 2014 IEEE 11th International Multi-Conference on Systems, Signals & Devices (SSD14).

[10]  I. A. Khan,et al.  Performance Comparison of a Current Conveyor in 0.35 μm & 65 nm CMOS and 32 nm CNFET , 2014, 2014 International Conference on Devices, Circuits and Communications (ICDCCom).

[11]  Jan Jerabek,et al.  Design of Z-copy controlled-gain voltage differencing current conveyor based adjustable functional generator , 2015, Microelectron. J..

[12]  Jae-Young Park,et al.  Design of a Latchup-Free ESD Power Clamp for Smart Power ICs , 2008 .

[13]  Jun Xu,et al.  A low power constant-Gm rail-to-rail operational transconductance amplifier by recycling current , 2011, 2011 IEEE International Conference of Electron Devices and Solid-State Circuits.

[14]  Sopapun Suwansawang,et al.  A 1-V bulk-driven CMOS fully differential second-generation current conveyor , 2013, 2013 International Symposium on Intelligent Signal Processing and Communication Systems.

[15]  Kenneth C. Smith,et al.  The current conveyor—A new circuit building block , 1968 .

[16]  Fathi Farag,et al.  Input offset cancellation trimming technique for operational amplifiers , 2013, 2013 Saudi International Electronics, Communications and Photonics Conference.

[17]  Hamdi Ercan,et al.  A New Design for a BiCMOS Controlled Current Conveyor , 2013 .

[18]  Soliman A. Mahmoud,et al.  New 1.5-V CMOS second generation current conveyor based on wide range transconductor , 2006 .

[19]  Patrick G. Drennan,et al.  Implications of Proximity Effects for Analog Design , 2006, IEEE Custom Integrated Circuits Conference 2006.

[20]  Stilianos Siskos,et al.  Design of voltage-mode and current-mode computational circuits using floating-gate MOS transistors , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  A. S. Sedra,et al.  The current conveyor: history and progress , 1989, IEEE International Symposium on Circuits and Systems,.

[22]  Alain Fabre.  Third-generation current conveyor: a new helpful active element , 1995 .

[23]  Costas Psychalinos,et al.  Digitally programmable low-voltage highly linear transconductor based on promising CMOS structure of differential difference current conveyor , 2015 .

[24]  Niranjan M. Devashrayee,et al.  A Compact Second Generation Current Conveyor(CCII) , 2010, 2010 International Conference on Advances in Recent Technologies in Communication and Computing.

[25]  Khayrollah Hadidi,et al.  A 1.5-V, Constant-Gm, Rail-to-Rail Input Stage Operational Amplifier , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[26]  Aleksandr Vasjanov,et al.  Implementing OCEAN scripts in RF circuit design , 2013, 2013 NORCHIP.

[27]  M. Pedro,et al.  A low-voltage, high linear programmable triode transconductor , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[28]  Jaime Ramirez-Angulo,et al.  ±1.5V 3mW CMOS V--I converter with 75 dB SFDR for 6V/sub pp/ input swings , 2007 .

[29]  R. F. Wassenaar,et al.  A low-voltage CMOS op amp with a rail-to-rail constant-g/sub m/ input stage and a class AB rail-to-rail output stage , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[30]  Fabian Khateb,et al.  A Survey of Non-conventional Techniques for Low-voltage Low-power Analog Circuit Design , 2013 .

[31]  Zhiliang Hong,et al.  1-V Low-Power Programmable Rail-to-Rail Operational Amplifier With Improved Transconductance Feedback Technique , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[32]  B. Wilson,et al.  Recent developments in current conveyors and current-mode circuits , 1990 .

[33]  Montree Kumngern,et al.  0.5-V bulk-driven second-generation current conveyor , 2014, 2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE).

[34]  Ahmed M. Soliman,et al.  New Wide Band Low Power CMOS Current Conveyors , 2004 .

[35]  I. Eldbib,et al.  Self-cascode current controlled CCII based-tunable band pass filter , 2008, 2008 18th International Conference Radioelektronika.

[36]  Edgar Sanchez-Sinencio,et al.  Constant-g/sub m/ rail-to-rail CMOS op-amp input stage with overlapped transition regions , 1999 .

[37]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[38]  Guido Torelli,et al.  1-V Rail-to-Rail CMOS OpAmp With Improved Bulk-Driven Input Stage , 2007, IEEE Journal of Solid-State Circuits.

[39]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation, Second Edition , 2004 .

[40]  Bachir Benhala,et al.  Optimal design of second generation current conveyors by the Artificial Bee Colony technique , 2015, 2015 Intelligent Systems and Computer Vision (ISCV).

[41]  Esther Rodriguez-Villegas,et al.  Solution to trapped charge in FGMOS transistors , 2003 .

[42]  K. Smith,et al.  A second-generation current conveyor and its applications , 1970, IEEE Transactions on Circuit Theory.

[43]  Gaetano Palumbo,et al.  1.5-V CMOS CCII+ with high current-driving capability , 2003 .

[44]  Giuseppe Ferri,et al.  Low-Voltage Low-Power CMOS Current Conveyors , 2003 .

[45]  Maneesha Gupta,et al.  A novel voltage-controlled grounded resistor using FGMOS technique , 2009, 2009 International Multimedia, Signal Processing and Communication Technologies.

[46]  Anthony Lam,et al.  A 0.65V rail-to-rail constant gm opamp for biomedical applications , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[47]  Edgar Sánchez-Sinencio,et al.  Constant-g/sub m/ techniques for rail-to-rail CMOS amplifier input stages: a comparative study , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[48]  S. Thompson.  MOS Scaling: Transistor Challenges for the 21st Century , 1998 .

[49]  Jiann-Jong Chen,et al.  Inverter-Based Low-Voltage CCII- Design and Its Filter Application , 2013 .

[50]  James D. Plummer,et al.  Material and process limits in silicon VLSI technology , 2001, Proc. IEEE.