Debugging Tool for TTA-Based Co-Design Environment
暂无分享,去创建一个
The lack of an effective debugging tool has become a serious constraint to the development of TTA and TCE. In this paper we analyze in depth the requirements of debugging a TTA processor and then present a relatively perfect debugging system which can meet the requirements well. Design details of hardware and software are introduced later on. At last some test results and analysis are discussed.
[1] Pekka Jääskeläinen. Instruction Set Simulator for Transport Triggered Architectures , 2005 .
[2] Perttu Salmela. Implementations of Baseband Functions for Digital Receivers , 2009 .
[3] Henk Corporaal. Microprocessor architectures - from VLIW to TTA , 1997 .
[4] Sandeep Kumar Goel,et al. Design for debug: catching design errors in digital chips , 2002, IEEE Design & Test of Computers.