RF Front-End Receiver with Tunable Image Reject Filter for Smart Grid Applications

High performance RF front-end receiver suitable for telemeter solution for smartgrid is proposed in this article. It is based on a tunable polyphase filter topology to perform high image rejection. The design allows frequency control making it suitable for multi-standards applications. In order to improve the maximal achievable image rejection ratio (IRR), both formal analysis and statistical method leading to the filter optimal sizing have been dealt with. The effects of parasitic capacitances and components mismatch are also considered and discussed. Steps within CMOS polyphase filter design flow are then provided to guarantee high image rejection performance. The proposed tunable polyphase filter has been used within a low-IF double-quadrature RF front-end receiver. More than 60dB IRR and good linearity in high frequency applications are ensured.

[1]  D.J. Allstot,et al.  An image-rejection down-converter for low-IF receivers , 2005, IEEE Transactions on Microwave Theory and Techniques.

[2]  Asad A. Abidi,et al.  CMOS mixers and polyphase filters for large image rejection , 2001, IEEE J. Solid State Circuits.

[3]  A. Roman-Portabales,et al.  IMS signaling for Smart Grid home controllers , 2011, 2011 IEEE International Conference on Consumer Electronics (ICCE).

[4]  Sang-Gug Lee,et al.  A 5.25-GHz image rejection RF front-End Receiver With Polyphase filters , 2006 .

[5]  Kwyro Lee,et al.  A 2.4-GHz Low-Power Low-IF Receiver and Direct-Conversion Transmitter in 0.18-$\mu{\hbox {m}}$ CMOS for IEEE 802.15.4 WPAN Applications , 2007, IEEE Transactions on Microwave Theory and Techniques.

[6]  J. R. Long,et al.  A 1 V 900 MHz image-reject downconverter in 0.5 /spl mu/m CMOS , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[7]  Walid G. Morsi,et al.  Smart grid: Challenges, research directions and possible solutions , 2010, The 2nd International Symposium on Power Electronics for Distributed Generation Systems.

[8]  Bang-Sup Song,et al.  A complex image rejection circuit with sign detection only , 2006, ISSCC.

[9]  Chung-Yu Wu,et al.  The design of wideband and low-power CMOS active polyphase filter and its application in RF double-quadrature receivers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[11]  Li Zhiqun,et al.  A CMOS image-rejection mixer with 58-dB IRR for DTV receivers , 2009 .

[12]  Izzet Kale,et al.  Design and low-power implementation of an adaptive image rejection receiver , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[13]  Nan Sun,et al.  Digital Background Calibration in Pipelined ADCs Using Commutated Feedback Capacitor Switching , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  H. F. Ragaie,et al.  RC sequence asymmetric polyphase networks for RF integrated transceivers , 2000 .

[15]  Chung-Yu Wu,et al.  A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator , 2004 .

[16]  Chinchun Meng,et al.  2.4/5.7-GHz CMOS Dual-Band Low-IF Architecture Using Weaver–Hartley Image-Rejection Techniques , 2009 .

[17]  Peng Liu,et al.  Secure Information Aggregation for Smart Grids Using Homomorphic Encryption , 2010, 2010 First IEEE International Conference on Smart Grid Communications.

[18]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[19]  Michiel Steyaert,et al.  A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology , 1995, IEEE J. Solid State Circuits.

[20]  Behzad Razavi,et al.  A 2-GHz CMOS image-reject receiver with LMS calibration , 2003, IEEE J. Solid State Circuits.

[21]  M.A.I. Elmala,et al.  Calibration of phase and gain mismatches in Weaver image-reject receiver , 2004, IEEE Journal of Solid-State Circuits.