A Novel Mutation-Based Validation Paradigm for High-Level Hardware Descriptions

We present a mutation-based validation paradigm (MVP) technology that can handle complete high-level microprocessor implementations and is based on explicit design error modeling, design error simulation, and model-directed test vector generation. We first present a control-based coverage measure that is aimed at exposing design errors that incorrectly set control signal values. We then describe MVP's high-level concurrent design error simulator that can handle various modeled design errors. We then present fundamental techniques and data structures for analyzing high-level circuit implementations and present various optimizations to speed up the processing of data structures and consequently speed up MVP's overall test generation process. We next introduce a new automatic test vector generation technique for high-level hardware descriptions that generates a test sequence by efficiently solving constraints on multiple finite state machines. To speed up the test generation, MVP is empowered by learning abilities via profiling various aspects of the test generation process. Our experimental results show that MVP's learning abilities and automated test vector generation effectiveness make MVP significantly better than random or pseudorandom validation techniques.

[1]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .

[2]  Giovanni Squillero,et al.  New techniques for speeding-up fault-injection campaigns , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[3]  H. Al-Asaad,et al.  Concurrent design error simulation for high-level microprocessor implementations , 2004, Proceedings AUTOTESTCON 2004..

[4]  Heinrich Theodor Vierhaus,et al.  SymFony: a hybrid topological-symbolic ATPG exploiting RT-level information , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  John P. Hayes,et al.  Lifetime validation of digital systems via fault modeling and test generation , 1998 .

[6]  Krishnan Subramani,et al.  SAVANT/TyVIS/WARPED: components for the analysis and simulation of VHDL , 1998, Proceedings International Verilog HDL Conference and VHDL International Users Forum.

[7]  Giovanni Squillero,et al.  Automatic test program generation: a case study , 2004, IEEE Design & Test of Computers.

[8]  F. Dominique,et al.  Behavioral fault simulation : implementation and experimental results , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[9]  Richard J. Lipton,et al.  Hints on Test Data Selection: Help for the Practicing Programmer , 1978, Computer.

[10]  Jorge Campos,et al.  Search-Space Optimizations for High-Level ATPG , 2005, 2005 Sixth International Workshop on Microprocessor Test and Verification.

[11]  Jacob A. Abraham,et al.  Abstraction Techniques for Validation Coverage Analysis and Test Generation , 1998, IEEE Trans. Computers.

[12]  Hussain Al-Asaad,et al.  MVP: a mutation-based validation paradigm , 2005, Tenth IEEE International High-Level Design Validation and Test Workshop, 2005..

[13]  Kurt Keutzer,et al.  Coverage Metrics for Functional Validation of Hardware Designs , 2001, IEEE Des. Test Comput..

[14]  Miroslav N. Velev,et al.  Collection of high-level microprocessor bugs from formal verification of pipelined and superscalar designs , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[15]  Allon Adir,et al.  Genesys-Pro: innovations in test program generation for functional processor verification , 2004, IEEE Design & Test of Computers.

[16]  Jian Shen,et al.  An RTL Abstraction Technique for Processor Microarchitecture Validation and Test Generation , 2000, J. Electron. Test..

[17]  Jing Zeng,et al.  On logic and transistor level design error detection of various validation approaches for PowerPC(TM) microprocessor arrays , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[18]  Jorge Campos,et al.  Circuit Profiling Mechanisms for High-Level ATPG , 2006, Seventh International Workshop on Microprocessor Test and Verification (MTV'06).

[19]  Hussain Al-Asaad,et al.  Mutation-based validation of high-level microprocessor implementations , 2004, Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940).