Quasi Two-level Operation of a Five-level Inverter

In this paper a five-level inverter operational mode termed quasi two-level operation is proposed. The multilevel capacitors function in a soft clamping mode where capacitor voltage balancing is maintained by varying the transient dwell time at each level. Two balancing techniques are proposed. The first is based on the selection of suitable resistors to be connected across each dc link capacitor in order to maintain balance. The second method is based on varying the dwell time at the intermediate nodes of the dc link capacitors. The validity of the operational mode and the two proposed balancing techniques are confirmed by simulations and experiments.

[1]  D. Boroyevich,et al.  Voltage-balancing strategies for diode-clamped multilevel converters , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[2]  Dushan Boroyevich,et al.  A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters , 2000 .

[3]  Dushan Boroyevich,et al.  Evaluation of the low-frequency neutral-point voltage oscillations in the three-level inverter , 2005, IEEE Transactions on Industrial Electronics.

[4]  Mark Sumner,et al.  A novel arrangement for balancing the capacitor voltages of a five level diode clamped inverter , 1998 .

[5]  F.Z. Peng,et al.  Harmonics optimization of the voltage balancing control for multilevel converter/inverter systems , 2004, Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting..

[6]  D. Boroyevich,et al.  The nearest three virtual space vector PWM - a modulation for the comprehensive neutral-point balancing in the three-level NPC inverter , 2004, IEEE Power Electronics Letters.

[7]  Mario Marchesoni,et al.  Diode-clamped multilevel converters: a practicable way to balance DC-link voltages , 2002, IEEE Trans. Ind. Electron..

[8]  Thomas A. Lipo,et al.  A four level inverter based drive with a passive front end , 1997 .

[9]  Dushan Boroyevich,et al.  Voltage-balance limits in four-level diode-clamped converters with passive front ends , 2005, IEEE Transactions on Industrial Electronics.

[10]  Thomas A. Lipo,et al.  A four level rectifier inverter system for drive applications , 1998 .

[11]  Shaoan Dai,et al.  A multilevel inverter approach providing DC-link balancing, ride-through enhancement, and common-mode voltage elimination , 2002, IEEE Trans. Ind. Electron..

[12]  Zhiguo Pan,et al.  Voltage balancing control of diode-clamped multilevel rectifier/inverter systems , 2003 .

[13]  A.M. Hava,et al.  A novel neutral point potential stabilization technique using the information of output current polarities and voltage vector , 2001, Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248).

[14]  Mark Sumner,et al.  Novel technique for maintaining balanced internal DC link voltages in diode clamped five-level inverters , 1999 .