This article presents analysis of various full adder architecture on Cascaded Integrator-Comb (CIC) filter of delta-sigma ADC. The structure of CIC filter consists of an integrator and a differentiator stage that is built from a cascaded full adder and delay element. Since each of the element within CIC filter has its own low-power architecture, full adder is one of the block that consumes huge amount of power compared to others. In this paper, four different type of full adder’s architecture is designed and simulated with CIC decimation filter. There are 28T conventional, pseudo-NMOS adder, 16T hybrid adder and modified 14T hybrid adder. The performance parameters such as delay, total power dissipation and power delay product (PDP) of CIC filter were compared. This analysis shows that 16T hybrid full adder CIC filter has reduced up to 38.15% of power consumption and 39.18% of power product delay compared to conventional adder. Hence, a complete 1-bit third order of 16T hybrid adder CIC filter is implemented with size area of 118.23μm × 22.38μm.
[1]
Tripti Sharma,et al.
Full Adder Circuits using Static Cmos Logic Style: A Review
,
2017
.
[3]
E. Hogenauer,et al.
An economical class of digital filters for decimation and interpolation
,
1981
.
[4]
K Maheshwaran.
CMOS Design Of Low Power High Speed Hybrid Full Adder
,
2016
.
[5]
Syed Abdul Sattar,et al.
Design of Low Power Sigma Delta ADC
,
2012,
VLSIC 2012.
[6]
Vinay Kumar,et al.
Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit
,
2015,
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7]
Amit Kant Pandit,et al.
Oversampled Sigma Delta ADC decimation filter: Design techniques, challenges, tradeoffs and optimization
,
2015,
2015 2nd International Conference on Recent Advances in Engineering & Computational Sciences (RAECS).
[8]
Wei Tang,et al.
Hardware-Efficient Delta Sigma-Based Digital Signal Processing Circuits for the Internet-of-Things
,
2015
.