Evolutionary hardware design

Since the early 1990's researchers have begun to apply evolutionary algorithms to synthesize electronic circuits. Nowadays it is evident that the evolutionary design approach can automatically create efficient electronic circuits in many domains. This paper surveys fundamental concepts of evolutionary hardware design. It introduces relevant search algorithms such as Cartesian genetic programming (CGP). Several case studies are presented demonstrating strength and weakness of the method. Target domains are combinational circuit synthesis where the goal is to minimize the number of gates, image filter design intended for field programmable gate arrays (FPGAs) where the goal is to obtain the quality of filtering of conventional methods for a significantly lower cost on a chip and evolution of benchmark circuits for evaluation of testability analysis methods. Evolved circuits are compared with the best-known conventional designs. FPGAs are presented as accelerators for evolutionary circuit design and circuit adaptation.

[1]  Jan Schmidt,et al.  Small but Nasty Logic Synthesis Examples , 2008 .

[2]  John R. Koza,et al.  Genetic Programming IV: Routine Human-Competitive Machine Intelligence , 2003 .

[3]  P. Nordin.  Genetic Programming III - Darwinian Invention and Problem Solving , 1999 .

[4]  John R. Koza,et al.  Human-competitive results produced by genetic programming , 2010, Genetic Programming and Evolvable Machines.

[5]  Moritoshi Yasunaga,et al.  An Online EHW Pattern Recognition System Applied to Face Image Recognition , 2009, EvoWorkshops.

[6]  A. P. Shanthi,et al.  Practical and scalable evolution of digital circuits , 2009, Appl. Soft Comput..

[7]  Marco D. Santambrogio,et al.  A direct bitstream manipulation approach for Virtex4-based evolvable systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[8]  Tughrul Arslan,et al.  Evolvable Components—From Theory to Hardware Implementations , 2005, Genetic Programming and Evolvable Machines.

[9]  Lukás Sekanina,et al.  An Area-Efficient Alternative to Adaptive Median Filtering in FPGAs , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[10]  Lukás Sekanina,et al.  On Evolutionary Synthesis of Linear Transforms in FPGA , 2008, ICES.

[11]  Lukás Sekanina.  Evolvable Hardware , 2012, Handbook of Natural Computing.

[12]  Mehrdad Salami,et al.  Evolvable hardware at function level , 1997, Proceedings of 1997 IEEE International Conference on Evolutionary Computation (ICEC '97).

[13]  Jim Tørresen,et al.  A Divide-and-Conquer Approach to Evolvable Hardware , 1998, ICES.

[14]  Julian Francis Miller,et al.  The Automatic Acquisition, Evolution and Reuse of Modules in Cartesian Genetic Programming , 2008, IEEE Transactions on Evolutionary Computation.

[15]  Peter J. Bentley,et al.  Towards development in evolvable hardware , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.

[16]  E. Stomeo,et al.  Generalized Disjunction Decomposition for Evolvable Hardware , 2006, IEEE Transactions on Systems, Man, and Cybernetics, Part B (Cybernetics).

[17]  Zdenek Kotásek,et al.  Evolution of synthetic RTL benchmark circuits with predefined testability , 2008, TODE.

[18]  Ranga Vemuri,et al.  A graph grammar based approach to automated multi-objective analog circuit design , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[19]  Trent McConaghy,et al.  CAFFEINE: template-free symbolic model generation of analog circuits via canonical form functions and genetic programming , 2005 .

[20]  Garrison W. Greenwood,et al.  Introduction to evolvable hardware , 2006 .

[21]  Jason Cong,et al.  Optimality Study of Logic Synthesis for LUT-Based FPGAs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Julian Francis Miller,et al.  Redundancy and computational efficiency in Cartesian genetic programming , 2006, IEEE Transactions on Evolutionary Computation.

[23]  Lukás Sekanina,et al.  Image Filter Design with Evolvable Hardware , 2002, EvoWorkshops.

[24]  Lukás Sekanina.  Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware , 2003, ICES.

[25]  Zdenÿek Vaÿ ´ õÿ.  HARDWARE ACCELERATOR OF CARTESIAN GENETIC PROGRAMMING WITH MULTIPLE FITNESS UNITS , 2010 .

[26]  Paul J. Layzell,et al.  Explorations in design space: unconventional electronics design through artificial evolution , 1999, IEEE Trans. Evol. Comput..

[27]  Lukás Sekanina,et al.  A global postsynthesis optimization method for combinational circuits , 2011, 2011 Design, Automation & Test in Europe.

[28]  Michiel Steyaert,et al.  Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[29]  Peter J. Bentley,et al.  Evolving Hardware , 2006, Handbook of Nature-Inspired and Innovative Computing.

[30]  Julian Francis Miller,et al.  Towards the automatic design of more efficient digital circuits , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[31]  Tatiana Kalganova,et al.  Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[32]  Hitoshi Iba,et al.  Evolving hardware with genetic learning: a first step towards building a Darwin machine , 1993 .

[33]  Andres Upegui,et al.  Evolving Hardware with Self-reconfigurable connectivity in Xilinx FPGAs , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[34]  Ricardo Salem Zebulum,et al.  Evolutionary Electronics , 2001 .

[35]  Lukás Sekanina,et al.  This is an author-created accepted version of the paper: Vasicek Z., Sekanina L.: Formal Verification of Candidate Solutions for Post- Synthesis Evolutionary Optimization in Evolvable Hardware. Genetic Programming and Evolvable Machines, Spec. Issue on Evolvable Hardware , 2011 .

[36]  Kenji Toda,et al.  Real-world applications of analog and digital evolvable hardware , 1999, IEEE Trans. Evol. Comput..

[37]  Adrian Thompson,et al.  Hardware evolution - automatic design of electronic circuits in reconfigurable hardware by artificial evolution , 1999, CPHC/BCS distinguished dissertations.

[38]  Julian Francis Miller,et al.  Cartesian genetic programming , 2010, GECCO.

[39]  Eduardo de la Torre,et al.  Evolvable 2D computing matrix model for intrinsic evolution in commercial FPGAs with native reconfiguration support , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[40]  J.D. Lohn,et al.  Evolvable hardware using evolutionary computation to design and optimize hardware systems , 2006, IEEE Computational Intelligence Magazine.

[41]  Hugo de Garis,et al.  EVOLVABLE HARDWARE Genetic Programming of a Darwin Machine , 1993 .