A fault tolerant MOS-LSI for train controller applications

Fault-tolerant design techniques, which have resulted in the development of a fail-safe LSI circuit for train control applications, will be discussed. The design is based on bit-serial, time-sharing and frequency domain operation, as well as a layout method to restrict possible MOS failure modes.