Modular construction of model partitioning processes for parallel logic simulation

Logic simulation of a complex processor model in VLSI design is very time consuming. One possibility to increase the simulation speed is to partition the processor model and assign the resulting parts to simulator instances that cooperate over a loosely-coupled system. For corresponding model partitioning processes, we have developed a distributed framework parallelMAP implementing a hierarchical partitioning strategy. It is intended to be used as production environment in VLSI design as well as an experimental test bed for algorithm development. In this paper we describe the possibilities parallelMAP offers for the modular construction of partitioning processes starting from a set of basic sequential and parallel modules. Experimental experiences are given with respect to IBM processor models comprising from 1.5*10/sup 5/ to 2.5*10/sup 6/ elements at gate level.

[1]  Jork Löser,et al.  dIbSIM-a parallel functional logic simulator allowing dynamic load balancing , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[2]  Thomas Rauber,et al.  Modelling the runtime of scientific programs on parallel computers , 2000, Proceedings 2000. International Workshop on Parallel Processing.

[3]  Herbert Bauer,et al.  Dynamic load balancing of a multi-cluster simulator on a network of workstations , 1995, PADS.

[4]  Vipin Kumar,et al.  Multilevel Algorithms for Multi-Constraint Graph Partitioning , 1998, Proceedings of the IEEE/ACM SC98 Conference.

[5]  Daniel G. Saab,et al.  VLSI logic and fault simulation on general-purpose parallel computers , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Rolf Drechsler,et al.  Functional simulation using binary decision diagrams , 1997, ICCAD 1997.

[7]  Robert Reilein,et al.  Cone clustering principles for parallel logic simulation , 2002, Proceedings. 10th IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunications Systems.

[8]  K. Hering,et al.  Hierarchical Strategy of Model Partitioning for VLSI-Design Using an Improved Mixture of Experts Approach , 1996, Proceedings of Symposium on Parallel and Distributed Tools.

[9]  Chris Walshaw,et al.  Parallel optimisation algorithms for multilevel mesh partitioning , 2000, Parallel Comput..

[10]  W. G. Spruth,et al.  Cycle-based simulation on loosely-coupled systems , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[11]  Frank M. Johannes.  Partitioning of VLSI circuits and systems , 1996, DAC '96.

[12]  Hendrik Schulze,et al.  Experiments in parallel evolutionary partitioning , 1999, PARCO.

[13]  P. J. Spreadbury,et al.  Simulation in the Design of Digital Electronic Systems , 1993 .