Defect-Oriented testing of Josephson Logic Circuits and Systems

In this paper, defect-oriented testing of low temperature superconducting Josephson logic systems is used as a basis for structural test generation. This requires the investigation of processing defects using defect monitors and the development of fault models. Inductive fault analysis techniques play an important role in this approach. By means of fault injection in the JSIM circuit simulator, the most effective test signals can be derived which can subsequently be used for test-generator hardware in a built-in self test environment.

[1]  Teruhiko Yamada,et al.  On Testing of Josephson Logic Circuits Composed of the 4JL Gates , 1998 .

[2]  Yoshihito Hashimoto,et al.  Superconducting Technology for Digital Applications Using Niobium Josephson Junctions , 2000 .

[3]  A. P. Dorey,et al.  Supply current monitoring in cmos circuits for reliability prediction and test. , 1992 .

[4]  D. Heidel,et al.  Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[5]  F. Joel Ferguson,et al.  Carafe: an inductive fault analysis tool for CMOS VLSI circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[6]  Hans G. Kerkhoff,et al.  A low-speed BIST framework for high-performance circuit testing , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[7]  Jiro Yoshida.  Recent Progress of High-Temperature Superconductor Josephson Junction Technology for Digital Circuit Applications , 2000 .

[8]  Manoj Sachdev,et al.  Industrial relevance of analog IFA: a fact or a fiction , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[9]  K. K. Likharev,et al.  Rapid Single-Flux-Quantum Logic , 1993 .

[10]  Teruhiko Yamada,et al.  On testing of Josephson logic circuits consisting of RSFQ dual-rail logic gates , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).