Analysis and synthesis of combinational pass transistor circuits

A method for analyzing a wide range of CMOS pass transistor circuits is presented. Based on concepts derived from analysis, synthesis algorithms are proposed. They have been implemented as a program called PAVOS which can solve relatively complex problems. A manual method is presented for handling simpler ones. An effective minimization of the circuit area is obtained by using incomplete transmission gates, i.e. gates composed of either PMOS or NMOS transistors, without degrading the circuit output signals. The specification or a circuit can contain high-impedance states and attractive don't-cares called don't-happen states. It is shown that well-known good-pass transistor circuits, which synthesize results from designers' experience and intuition, can easily be obtained with the described methods. It is suggested that synthesis algorithms for all kinds of logics can be obtained by making small modifications on PAVOS. >

[1]  C. Piguet,et al.  Automatic Generation of CMOS Layout Cells Under Topological Constraints , 1986, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[2]  M. Karnaugh.  The map method for synthesis of combinational logic circuits , 1953, Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics.

[3]  J. Hayes.  A unified switching theory with applications to VLSI design , 1982, Proceedings of the IEEE.

[4]  J. Paul Roth,et al.  Computer Logic Testing And Verification , 1980 .

[5]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[6]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[7]  Marco Annaratone.  Digital CMOS Circuit Design , 1986 .

[8]  D. Radhakrishnan,et al.  Formal design procedures for pass transistor switching circuits , 1985 .

[9]  Michel Dagenais,et al.  McBOOLE: A New Procedure for Exact Logic Minimization , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  C. Piguet,et al.  A metal-oriented layout structure for CMOS logic , 1984, IEEE Journal of Solid-State Circuits.