The counterfeiting and recycled integrated circuits (ICs) has become a major security threat for commercial and military systems. In addition to the huge economic impacts, they post significant security and safety threats on those systems. In this paper, we propose a new lightweight on-chip aging sensor, which is based on the electromigration (EM)-induced aging effects for fast detection and prevention of recycled ICs. Our new EM-based aging sensor exploits the natural aging/failure mechanism of interconnect wires to time the aging of the chip. Compared with existing aging sensor, the new aging sensor can provide more accurate prediction of the chip usage time at smaller area footprints due to its simple structure. The new sensor is based on a newly proposed physics-based stress evolution model of EM effects for accurate prediction of the EM failure. As a result, we can design the interconnect wire structures based on copper interconnect technology so that the resulting wires will have detectable EM failure at a specific time with sufficient accuracy. In order to mitigate the problem of the inherent variations in the metal grain sizes and assess its impacts on the nucleation time of metal wires, a number of parallel properly structured wires are used in the sensor. The parameters of the wires are optimized using the new EM model. Our statistical and variational analysis shows that the proposed aging sensor can accurately predict the targeted failure times in the presence of both inherent uncertainties. Our study also shows that more parallel wires will lead to more accurate statistical predictions at costs of more areas.
[1]
V. Sukharev.
Beyond Black’s equation: Full-chip EM/SM assessment in 3D IC stack
,
2014
.
[2]
Mark Mohammad Tehranipoor,et al.
Identification of recovered ICs using fingerprints from a light-weight on-chip sensor
,
2012,
DAC Design Automation Conference 2012.
[3]
Valeriy Sukharev,et al.
Multi-scale Simulation Methodology for Stress Assessment in 3D IC: Effect of Die Stacking on Device Performance
,
2012,
J. Electron. Test..
[4]
Hassan Salmani,et al.
Integrated Circuit Authentication
,
2014
.
[5]
Hassan Salmani,et al.
Integrated Circuit Authentication: Hardware Trojans and Counterfeit Detection
,
2013
.
[6]
Mark Mohammad Tehranipoor,et al.
Path-delay fingerprinting for identification of recovered ICs
,
2012,
2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).
[7]
J. Black,et al.
Electromigration—A brief survey and some recent results
,
1969
.
[8]
Sheldon X.-D. Tan,et al.
Physics-based electromigration assessment for power grid networks
,
2014,
2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).