50 nm Vertical Replacement-Gate (VRG) pMOSFETs
暂无分享,去创建一个
T. Nigam | James D. Plummer | J. F. Miner | Raymond A. Cirelli | William M. Mansfield | Don Monroe | J. Frackoviak | K. Bolan | A. Kornblit | Rafael Nathan Kleiman | R. C. Keller | Fred P. Klemens | Martin L. Green | Allen G. Timko | S. J. Hillenius | Glen D. Wilk | A. T. Fiory | D. J. Eaglesham | E. Ferry | Conor S. Rafferty | G. Weber | C. A. King | T. W. Sorsch | F. Baumann | T. Nigam | J. Miner | R. Keller | W. Mansfield | H. Gossmann | G. Weber | M. R. Baker | N. A. Ciampa | J. Frackoviak | C. King | R. Kleiman | J.T.-C. Lee | M. Morris | G. Wilk | T. Boone | K. Short | A. Kornblit | D. Barr | D. Monroe | R.W. Johnson | J. L. Grazul | H.-J. L. Gossmann | Sang Hyun Oh | R. W. Johnson | T. Boone | F. H. Baumann | John Michael Hergenrother | D. L. Barr | J. P. Garno | J.T.-C. Lee | M. D. Morris | J. Rosamilia | K. Short | S. Oh | C. Rafferty | J. Plummer | J.M. Hergenrother | F.P. Klemens | K.J. Bolan | N.A. Ciampa | R.A. Cirelli | D.J. Eaglesham | E.J. Ferry | A.T. Fiory | J.P. Garno | J.L. Grazul | M. Green | S.J. Hillenius | J.M. Rosamilia | T.W. Sorsch | A.G. Timko
[1] W. Lai,et al. The Vertical Replacement-Gate (VRG) MOSFET: a 50-nm vertical MOSFET with lithography-independent gate length , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[2] S. Maegawa,et al. A Vertical /spl Phi/-shape Transistor (V/spl Phi/T) cell for 1 Gbit DRAM and beyond , 1994, Proceedings of 1994 VLSI Technology Symposium.
[3] Fumio Horiguchi,et al. High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs , 1988, Technical Digest., International Electron Devices Meeting.
[4] D. Monroe,et al. The vertical replacement-gate (VRG) process for scalable general-purpose complementary logic , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[5] The application of solid source diffusion in the Vertical Replacement-Gate (VRG) MOSFET , 2000 .
[6] Harald Gossner,et al. Vertical MOS technology with sub-0.1 /spl mu/m channel lengths , 1995 .
[7] J. Plummer,et al. Vertical, fully-depleted, surrounding gate MOSFETs on sub-0.1 /spl mu/m thick silicon pillars , 1996, 1996 54th Annual Device Research Conference Digest.