50 nm Vertical Replacement-Gate (VRG) pMOSFETs

We present the first p-channel Vertical Replacement-Gate (VRG) MOSFETs. Like the VRG-nMOSFETs demonstrated last year, these devices show promise as a successor to planar MOSFETs for highly-scaled ULSI. Our pMOSFETs retain the key features of the nMOSFETs and add channel doping by ion implantation and raised source/drain extensions (SDEs). We have significantly improved the core VRG process to provide high-performance devices with gate lengths of 100 nm and below. Since both sides of the device pillar drive in parallel, the drive current per /spl mu/m of coded width can far exceed that of planar MOSFETs. Our 100 nm VRG-pMOSFETs with t/sub ox/=25 /spl Aring/ drive 615 /spl mu/A//spl mu/m at 1.5 V with I/sub OFF/=8 nA//spl mu/m-80% more drive than specified in the 1999 ITRS Roadmap at the same I/sub OFF/. We demonstrate 50 nm VRG-pMOSFETs with t/sub ox/=25 /spl Aring/ that approach the 1.0 V roadmap target of I/sub ON/=350 /spl mu/A//spl mu/m at I/sub OFF/=20 nA//spl mu/m without the need for a hyperthin (<20 /spl Aring/) gate oxide.

[1]  W. Lai,et al.  The Vertical Replacement-Gate (VRG) MOSFET: a 50-nm vertical MOSFET with lithography-independent gate length , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[2]  S. Maegawa,et al.  A Vertical /spl Phi/-shape Transistor (V/spl Phi/T) cell for 1 Gbit DRAM and beyond , 1994, Proceedings of 1994 VLSI Technology Symposium.

[3]  Fumio Horiguchi,et al.  High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs , 1988, Technical Digest., International Electron Devices Meeting.

[4]  D. Monroe,et al.  The vertical replacement-gate (VRG) process for scalable general-purpose complementary logic , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[5]  The application of solid source diffusion in the Vertical Replacement-Gate (VRG) MOSFET , 2000 .

[6]  Harald Gossner,et al.  Vertical MOS technology with sub-0.1 /spl mu/m channel lengths , 1995 .

[7]  J. Plummer,et al.  Vertical, fully-depleted, surrounding gate MOSFETs on sub-0.1 /spl mu/m thick silicon pillars , 1996, 1996 54th Annual Device Research Conference Digest.