Area and power efficient signal reordering unit for OFDM systems

An area and power efficient signal reordering unit (SRU) for OFDM systems that reorders the bit-reversed output of an FFT unit into linear order is proposed. By using a FIFO that is smaller than an N-word memory used in conventional SRUs, the proposed SRU achieves about 25% reductions in both the area and the power consumption in case of a 1024-point FFT.

[1]  Franz Franchetti,et al.  SPIRAL: Code Generation for DSP Transforms , 2005, Proceedings of the IEEE.

[2]  D. J. Skellern,et al.  VLSI for OFDM , 1998 .

[3]  Xiaojin Li,et al.  A Low Power and Small Area FFT Processor for OFDM Demodulator , 2007, IEEE Transactions on Consumer Electronics.

[4]  Ke Liu,et al.  A hardware efficient VLSI architecture for FFT processor in OFDM systems , 2005, 2005 6th International Conference on ASIC.