A threshold-voltage model for small-scaled GaAs nMOSFET with stacked high-k gate dielectric*

A threshold-voltage model for a stacked high-k gate dielectric GaAs MOSFET is established by solving a two-dimensional Poisson's equation in channel and considering the short-channel, DIBL and quantum effects. The simulated results are in good agreement with the Silvaco TCAD data, confirming the correctness and validity of the model. Using the model, impacts of structural and physical parameters of the stack high-k gate dielectric on the threshold-voltage shift and the temperature characteristics of the threshold voltage are investigated. The results show that the stacked gate dielectric structure can effectively suppress the fringing-field and DIBL effects and improve the threshold and temperature characteristics, and on the other hand, the influence of temperature on the threshold voltage is overestimated if the quantum effect is ignored.

[1]  J. Kwo,et al.  GaAs MOSFET with oxide gate dielectric grown by atomic layer deposition , 2003, IEEE Electron Device Letters.

[2]  Chen Wei-Bing,et al.  2-D threshold voltage model for short-channel MOSFET with quantum-mechanical effects , 2006 .

[3]  Abhijit Biswas,et al.  Investigations on electrical characteristics and reliability properties of MOS capacitors using HfAlOx on n-GaAs substrates , 2012, Microelectron. Reliab..

[4]  Jinfeng Kang,et al.  Threshold voltage model for MOSFETs with high-k gate dielectrics , 2002 .

[5]  M. Passlack,et al.  Low D/sub it/, thermodynamically stable Ga/sub 2/O/sub 3/-GaAs interfaces: fabrication, characterization, and modeling , 1997 .

[6]  Litian Liu,et al.  Analytical charge-control and I-V model for submicrometer anddeep-submicrometer MOSFETs fully comprising quantum mechanical effects , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  C. Hu,et al.  Threshold voltage model for deep-submicrometer MOSFETs , 1993 .

[8]  Yi Xuan,et al.  Interface studies of GaAs metal-oxide-semiconductor structures using atomic-layer-deposited HfO2/Al2O3 nanolaminate gate dielectric , 2007 .

[9]  Goutam Kumar Dalapati,et al.  HfOxNy gate dielectric on p-GaAs , 2009 .

[10]  R. Wallace,et al.  High-κ gate dielectrics: Current status and materials properties considerations , 2001 .

[11]  Lin Dong,et al.  Heteroepitaxy of La2O3 and La(2-x)Y(x)O3 on GaAs (111)A by atomic layer deposition: achieving low interface trap density. , 2013, Nano letters.

[12]  P. D. Ye,et al.  GaAs Enhancement-Mode NMOSFETs Enabled by Atomic Layer Epitaxial $\hbox{La}_{1.8}\hbox{Y}_{0.2}\hbox{O}_{3}$ as Dielectric , 2013, IEEE Electron Device Letters.

[13]  Yan Li,et al.  2D Threshold-Voltage Model for High-k Gate-Dielectric MOSFETs , 2006 .

[14]  Zhiping Yu,et al.  Effective density-of-states approach to QM correction in MOS structures , 2000 .

[15]  Ming-Ren Lin,et al.  Fringing-induced barrier lowering (FIBL) in sub-100 nm MOSFETs with high-K gate dielectrics , 1998 .