Front-End Circuits for Multi-Gb/s Chip-to-Chip Links

[1]  Peter A. Franaszek,et al.  A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code , 1983, IBM J. Res. Dev..

[2]  Vladimir Stojanovic,et al.  Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[3]  Howard W. Johnson,et al.  High Speed Signal Propagation: Advanced Black Magic , 2003 .

[4]  Vwani P. Roychowdhury,et al.  RF/wireless interconnect for inter- and intra-chip communications , 2001, Proc. IEEE.

[5]  D.V. Plant,et al.  Optical interconnects at the chip and board level: challenges and solutions , 2000, Proceedings of the IEEE.

[6]  T. Lee,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[7]  Vladimir Stojanovic,et al.  Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell , 2003 .

[8]  Shlomo Shamai,et al.  On the capacity of a twisted-wire pair: peak-power constraint , 1990, IEEE Trans. Commun..

[9]  James E. Jaussi,et al.  Future Microprocessor Interfaces: Analysis, Design and Optimization , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[10]  R. Mooney,et al.  An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[11]  R. Mooney,et al.  An 8Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation and clock deskew , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[12]  V. Stojanovic,et al.  A 24Gb/s Software Programmable Multi-Channel Transmitter , 2007, 2007 IEEE Symposium on VLSI Circuits.

[13]  C.W. Werner,et al.  A 2 Gb/s/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[14]  Michael P. Flynn,et al.  A low-power 8-PAM serial-transceiver in 0.5 μm digital CMOS , 2001 .

[15]  E. Guizzo,et al.  Expressway to Your Skull , 2006, IEEE Spectrum.

[16]  David A. Johns,et al.  A low-complexity power-efficient signaling scheme for chip-to-chip communication , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[17]  Shlomo Shamai,et al.  On the capacity of a twisted-wire pair: Gaussian model , 1990, IEEE Trans. Commun..

[18]  Young Sik Hur,et al.  Equalization and near-end crosstalk (NEXT) noise cancellation for 20-Gb/s 4-PAM backplane serial I/O interconnections , 2005, IEEE Transactions on Microwave Theory and Techniques.

[19]  Gu-Yeon Wei,et al.  An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-/spl mu/m CMOS , 2003 .

[20]  B.L. Ji,et al.  A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization , 2005, IEEE Journal of Solid-State Circuits.

[21]  Hong-June Park,et al.  A 2.2 Gbps CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[22]  Hong-June Park,et al.  840 Mb/s CMOS demultiplexed equalizing transceiver for DRAM-to-processer communication , 1999 .