Predictive full circuit ESD simulation and analysis using extended ESD compact models: Methodology and tool implementation

We present a new ESD compact modeling methodology using Verilog-A to enable predictive full circuit ESD simulation along with supporting hardware and failure analysis results. We also present a new ESD tool (ESTEEM) to automate the ESD design simulation and optimization flow for circuit designers. Test results show excellent simulation to hardware data correlation.

[1]  M. Stockinger,et al.  Characterization and modeling of three CMOS diode structures in the CDM to HBM timeframe , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[2]  S.G. Beebe,et al.  Simulation of complete CMOS I/O circuit response to CDM stress , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[3]  Yu Wang,et al.  Electrothermal model for simulation of bulk-Si and SOI diodes in ESD protection circuits , 2001, Microelectron. Reliab..

[4]  J P Di Sarro,et al.  A Scalable SCR Compact Model for ESD Circuit Simulation , 2010, IEEE Transactions on Electron Devices.

[5]  T. Suzuki,et al.  A study of ESD robustness of cascoded NMOS driver , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[6]  M. Baird,et al.  VerifyESD: a tool for efficient circuit level ESD simulations of mixed-signal ICs , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[7]  Junjun Li,et al.  Compact modeling of on-chip ESD protection devices using Verilog-A , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Souvick Mitra,et al.  An ESD design automation framework and tool flow for nano-scale CMOS technologies , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[9]  Cynthia A. Torres,et al.  Modular, portable, and easily simulated ESD protection networks for advanced CMOS technologies , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[10]  James Miller,et al.  CDM protection design for CMOS applications using RC-triggered rail clamps , 2009, 2009 31st EOS/ESD Symposium.

[11]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations , 1996, Proceedings of International Reliability Physics Symposium.

[12]  Wolfgang Fichtner,et al.  Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate coupling behavior , 1999, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296).

[13]  Elyse Rosenbaum,et al.  Compact modeling of vertical ESD protection NPN transistors for RF circuits , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[14]  Sung-Mo Kang,et al.  Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I/O protection devices , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..