PIN Limitations and VLSI Interconnection Networks