Effects of Varying Message Precision in Digit-Online LDPC Decoders

Increasing the pipeline depth of bit-parallel message-passing low-density parity-check (LDPC) decoders can be done by increasing the number of simultaneously decoded frames, or by decreasing the amount of parallelism in the decoder. In digit-serial decoders, the pipeline depth can also be increased by increasing message precision. Digit-online decoders are a class of digit-serial decoders that use redundant notation to allow for most-significant-digit-first processing of LLR messages. This paper examines the effect of changing the precision of LLRs on the throughput, area and energy efficiency of digit-online decoders for the irregular WiMAX rate 3/4A length 1056 block code. Both single-frame and frame-interlaced decoding are considered. Digit-online decoders have a throughput that is largely independent of message precision. Frame-interlaced decoding has a higher throughput than single-frame, but has an increased energy/bit cost.

[1]  Milos D. Ercegovac,et al.  On-Line Arithmetic: An Overview , 1984, Optics & Photonics.

[2]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[3]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[4]  Mary Jane Irwin,et al.  Digit-Pipelined Arnthmetic as Illustrated by the Paste-Up System: A Tutorial , 1987, Computer.

[5]  Tomás Lang,et al.  Digit-Serial Arithmetic , 2004 .

[6]  Yeong-Luh Ueng,et al.  A low-complexity LDPC decoder architecture for WiMAX applications , 2011, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test.

[7]  Alan N. Willson,et al.  A flexible decoder IC for WiMAX QC-LDPC codes , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[8]  Frank Kienle,et al.  A Synthesizable IP Core for WIMAX 802.16E LDPC Code Decoding , 2006, 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications.

[9]  Vincent C. Gaudet,et al.  Degree-Matched Check Node Decoding for Regular and Irregular LDPCs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Bruce F. Cockburn,et al.  A scalable LDPC decoder ASIC architecture with bit-serial message exchange , 2008, Integr..

[11]  Frank R. Kschischang,et al.  A bit-serial approximate min-sum LDPC decoder and FPGA implementation , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[12]  David Thomas,et al.  The Art in Computer Programming , 2001 .

[13]  Frank R. Kschischang,et al.  A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-μm CMOS , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[14]  Martin J. Wainwright,et al.  An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors , 2010, IEEE Journal of Solid-State Circuits.

[15]  Xiao Peng,et al.  A 115mW 1Gbps QC-LDPC decoder ASIC for WiMAX in 65nm CMOS , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[16]  Xin-Yu Shih,et al.  An 8.29 mm$^{2}$ 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 $\mu$m CMOS Process , 2008, IEEE Journal of Solid-State Circuits.

[17]  Jinghu Chen,et al.  Density evolution for BP-based decoding algorithms of LDPC codes and their quantized versions , 2002, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE.

[18]  Shyh-Jye Jou,et al.  An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications , 2008, IEEE Journal of Solid-State Circuits.

[19]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..

[20]  A. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[21]  Duncan G. Elliott,et al.  Deeply Pipelined Digit-Serial LDPC Decoding , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  A. Avizeinis,et al.  Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .