A low power charge-redistribution SAR ADC with a monotonic switching procedure

This paper proposed a novel low power charge-redistribution successive approximation analog-to-digital converter (CR-SAR ADC). During its conversion, the reference voltage is only half of the ADC's dynamic range. The monotonic switching procedure is used to further reduce the switching energy of the SAR ADC. Matlab simulations are performed to compare the switching energies in the proposed and previous low power SAR ADCs. A 11-bit 40-KS/s SAR ADC using the proposed technique is designed and simulated with UMC 0.18 μm 1P6M CMOS technology. The designed SAR ADC achieves 10.75 effective number of bit (ENOB) and consumes 10μW.

[1]  Anantha Chandrakasan,et al.  A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1 V Power Scalable SAR ADC for Sensor Applications , 2013, IEEE Journal of Solid-State Circuits.

[2]  Zhangming Zhu,et al.  V CM -based monotonic capacitor switching scheme for SAR ADC , 2013 .

[3]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[4]  Jens Sauerbrey,et al.  A 0.5-V 1-μW successive approximation ADC , 2003, IEEE J. Solid State Circuits.

[5]  S. Okwit,et al.  ON SOLID-STATE CIRCUITS. , 1963 .

[6]  Haibo Wang,et al.  A low power charge-redistribution ADC with reduced capacitor array , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[7]  Chorng-Kuang Wang,et al.  A 8-bit 500-KS/s low power SAR ADC for bio-medical applications , 2007, 2007 IEEE Asian Solid-State Circuits Conference.