A combinatorial architecture for instruction-level parallelism
暂无分享,去创建一个
[1] C. L. Liu,et al. Introduction to Combinatorial Mathematics. , 1971 .
[2] Gregory T. Byrd,et al. Multithreaded processor architectures , 1995 .
[3] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[4] Charles J. Colbourn,et al. Applications of combinatorial designs in computer science , 1989, CSUR.
[5] Uzi Vishkin,et al. Can parallel algorithms enhance serial implementation? , 1996, CACM.
[6] Venkatesh Akella,et al. Asynchronous Processor Survey , 1997, Computer.
[7] Uzi Vishkin. Can parallel algorithms enhance serial implementation , 1991, SIGA.
[8] Lin-Ching Chang,et al. A Multiprocessor Network arranging Replicated Objects in Pairwise Balanced Combinatorial Designs , 1996, J. Circuits Syst. Comput..
[9] Mike Johnson,et al. Superscalar microprocessor design , 1991, Prentice Hall series in innovative technology.
[10] Simon Y. Berkovich. Multiprocessor Interconnection Network Using Pairwise Balanced Combinatorial Designs , 1994, Inf. Process. Lett..
[11] W. Paul,et al. Computer Architecture , 2000, Springer Berlin Heidelberg.