26.6 A 5-to-6GHz Current-Mode Subharmonic Switching Digital Power Amplifier for Enhancing Power Back-Off Efficiency

Enhancing PA efficiency in the power back-off (PBO) region has become an important design objective due to the high peak-to-average power-ratio (PAPR) modulation in modern communications. Recently, a voltage-mode subharmonic switching (SHS) digital PA architecture has been reported in [1] –[3]. The concept of SHS is to toggle a PA cell at a subharmonic frequency for more efficient PBO operation. However, the dynamic power loss of voltage-mode PAs (e.g., Class-D PAs) increases linearly with the operating frequency [4]. On the other hand, current-mode digital PAs are more suitable for higher carrier frequencies due to their zero-voltage-switching (ZVS) operation to reduce dynamic loss. However, the existing current-mode PA architecture still suffers from poor impedance matching at PBO and conduction loss of the driver, leading to distortion and PBO efficiency degradation. To alleviate those drawbacks, we propose a current-mode SHS PA architecture to reduce conduction loss and minimize output impedance variation, simply by toggling more PA branches at subharmonic frequencies in the PBO region. At the circuit level, we propose a coupled-inductor-based subharmonic trap to achieve the following: 1) derive the optimal load impedance at the carrier frequency (Fc) and high impedance at the subharmonic frequency (Fc/3), 2) reduce the inductor area, 3) achieve common-mode rejection via magnetic field cancellation, 4) avoid voltage reverse biasing of the PA drivers for better reliability, and 5) provide additional attenuation of the subharmonic component caused by the mismatch of phase interleaving [5]. The proof-of-concept prototype achieves 27dBm peak output power at 5.7GHz and 40.1% drain efficiency at 5.4GHz. Due to the current-mode SHS operation, the efficiency peak at -9dB PBO is 29.2% at 5.4GHz, which is a 2× improvement over that of the conventional current-mode digital PA. The real-time SHS operation achieves more than 28% average efficiency with 20/40/80MHz modulation signals.

[1]  John D. Cressler,et al.  4.4 A Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifier Using a Compact 2nd-Harmonic-Shorting Four-Way Transformer and Integrated Thermal Sensors , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[2]  Patrick Reynaert,et al.  A Fully Integrated Transformer-Coupled Power Detector With 5 GHz RF PA for WLAN 802.11ac in 40 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[3]  Mike Shuo-Wei Chen,et al.  A Watt-Level Phase-Interleaved Multi-Subharmonic Switching Digital Power Amplifier , 2019, IEEE Journal of Solid-State Circuits.

[4]  Stefano Pellerano,et al.  13.8 A 24dBm 2-to-4.3GHz wideband digital Power Amplifier with built-in AM-PM distortion self-compensation , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[5]  Mike Shuo-Wei Chen,et al.  4.1 A Watt-Level Phase-Interleaved Multi-Subharmonic Switching Digital Power Amplifier Achieving 31.4% Average Drain Efficiency , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[6]  Mike Shuo-Wei Chen,et al.  A Subharmonic Switching Digital Power Amplifier for Power Back-Off Efficiency Enhancement , 2019, IEEE Journal of Solid-State Circuits.

[7]  Shih-Chang Hung,et al.  24.4 A Watt-Level Multimode Multi-Efficiency-Peak Digital Polar Power Amplifier with Linear Single-Supply Class-G Technique , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[8]  Hua Wang,et al.  9.5 A dual-band digital-WiFi 802.11a/b/g/n transmitter SoC with digital I/Q combining and diamond profile mapping for compact die area and improved efficiency in 40nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[9]  Yuen-Hui Chee,et al.  17.1 A digitally assisted CMOS WiFi 802.11ac/11ax front-end module achieving 12% PA efficiency at 20dBm output power with 160MHz 256-QAM OFDM signal , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[10]  Hua Wang,et al.  A CMOS Highly Linear Doherty Power Amplifier With Multigated Transistors , 2019, IEEE Transactions on Microwave Theory and Techniques.

[11]  Kaixue Ma,et al.  2.5 A 2-to-6GHz Class-AB power amplifier with 28.4% PAE in 65nm CMOS supporting 256QAM , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[12]  Mike Shuo-Wei Chen,et al.  A Sub-Harmonic Switching Digital Power Amplifier with Hybrid Class-G Operation for Enhancing Power Back-off Efficiency , 2018, 2018 IEEE Symposium on VLSI Circuits.