On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory
暂无分享,去创建一个
[1] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[2] Tong Zhang,et al. Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM Coding , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Jae-Duk Lee,et al. Effects of floating-gate interference on NAND flash memory cell operation , 2002, IEEE Electron Device Letters.
[4] Roberto Bez,et al. Introduction to flash memory , 2003, Proc. IEEE.
[5] Yan Li,et al. A 34 MB/s MLC Write Throughput 16 Gb NAND With All Bit Line Architecture on 56 nm Technology , 2009, IEEE Journal of Solid-State Circuits.
[6] A. Glavieux,et al. Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[7] A. Visconti,et al. Scaling trends for random telegraph noise in deca-nanometer Flash memories , 2008, 2008 IEEE International Electron Devices Meeting.
[8] K. Takeuchi,et al. A double-level-V/sub th/ select gate array architecture for multi-level NAND flash memories , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..
[9] Yan Li,et al. A 16Gb 3b/ Cell NAND Flash Memory in 56nm with 8MB/s Write Rate , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[10] Yan Li,et al. A 16 Gb 3-Bit Per Cell (X3) NAND Flash Memory on 56 nm Technology With 8 MB/s Write Rate , 2009, IEEE Journal of Solid-State Circuits.
[11] Tong Zhang,et al. Block-LDPC: a practical LDPC coding system design approach , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..
[12] A. Visconti,et al. Random Telegraph Noise Effect on the Programmed Threshold-Voltage Distribution of Flash Memories , 2009, IEEE Electron Device Letters.
[13] Haitao Liu,et al. 3D Simulation Study of Cell-Cell Interference in Advanced NAND Flash Memory , 2009, 2009 IEEE Workshop on Microelectronics and Electron Devices.
[14] Alexander Vardy,et al. Algebraic soft-decision decoding of Reed-Solomon codes , 2003, IEEE Trans. Inf. Theory.
[15] Tong Zhang,et al. Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] S. M. Sadooghi-Alvandi,et al. On the distribution of the sum of independent uniform random variables , 2009 .
[17] Massimo Rossini,et al. A 3bit/cell 32Gb NAND flash memory at 34nm with 6MB/s program throughput and with dynamic 2b/cell blocks configuration mode for a program throughput increase up to 13MB/s , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[18] John G. Proakis,et al. Digital Communications , 1983 .
[19] Young-Ho Lim,et al. A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .
[20] David J. C. MacKay,et al. Good Error-Correcting Codes Based on Very Sparse Matrices , 1997, IEEE Trans. Inf. Theory.
[21] Kinam Kim,et al. Future memory technology: challenges and opportunities , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).
[22] K. Prall. Scaling Non-Volatile Memory Below 30nm , 2007, 2007 22nd IEEE Non-Volatile Semiconductor Memory Workshop.
[23] Yan Li,et al. A 56-nm CMOS 99-${\hbox {mm}}^{2} $ 8-Gb Multi-Level NAND Flash Memory With 10-MB/s Program Throughput , 2007, IEEE Journal of Solid-State Circuits.
[24] R. Blahut. Algebraic Codes for Data Transmission , 2002 .
[25] Yeong-Taek Lee,et al. A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories , 2008, IEEE Journal of Solid-State Circuits.
[26] David J. Comer,et al. Mitigating ISI Through Self-Calibrating Continuous-Time Equalization , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[27] Keshab K. Parhi,et al. Novel FEXT Cancellation and Equalization for High Speed Ethernet Transmission , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[28] Venkatesan Guruswami,et al. Improved decoding of Reed-Solomon and algebraic-geometry codes , 1999, IEEE Trans. Inf. Theory.
[29] A. Inoue,et al. A 70 nm 16 Gb 16-Level-Cell NAND flash Memory , 2008, IEEE Journal of Solid-State Circuits.