Device Delay in GaN Transistors Under High Drain Bias Conditions