3D on-chip networking technology based on post-silicon devices for future networks-on-chip

We propose a 3D architecture using post-silicon devices, such as nano-mechanical electrical switches, carbon nanotube FETs, and nanowire FETs, for future networks-on-chip (NoC). Based on such a new 3D architecture, extremely high bandwidth with very low latency can be realized. These promising features are very useful for future NoCs

[1]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[2]  T. Rueckes,et al.  A nonvolatile nanoelectromechanical memory element utilizing a fabric of carbon nanotubes , 2004, Proceedings. 2004 IEEE Computational Systems Bioinformatics Conference.

[3]  S. Asano,et al.  The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[4]  T. Sakamoto,et al.  A nonvolatile programmable solid-electrolyte nanometer switch , 2004, IEEE Journal of Solid-State Circuits.

[5]  E. Campbell,et al.  A Three-Terminal Carbon Nanorelay , 2004 .

[6]  Shinobu Fujita,et al.  Modeling and analysis of circuit performance of ballistic CNFET , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[7]  M. Lundstrom,et al.  Assessment of high-frequency performance potential of carbon nanotube transistors , 2005, IEEE Transactions on Nanotechnology.

[8]  S. Fujita,et al.  Novel architecture based on floating gate CNT-NEMS switches and its application to 3D on-chip bus beyond CMOS architecture , 2006, 2006 Sixth IEEE Conference on Nanotechnology.