An Improved Single Event Resistive-Hardening Technique for CMOS Static RAMS

A technique that will improve RAM cell performance while maintaining single event upset immunity has been identified. The resistor-hardening configuration combines cross-coupled gate resistors and a pair of resistors used to isolate the miore sensitive devices (those not fabricated in wells). Improvements in RAM cell write time and critical charge are discussed as well as the impact of this technique on the cell's noise miargin.

[1]  John A. Zoutendyk,et al.  Single Event Upset Immune Integrated Circuits for Project Galileo , 1985, IEEE Transactions on Nuclear Science.

[2]  R. Koga,et al.  Single Event Upset Rate Estimates for a 16-K CMOS SRAM , 1985, IEEE Transactions on Nuclear Science.

[3]  R. Koga,et al.  Comparison of Analytical Models and Experimental Results for Single Event Upset in CMOS SRAMs , 1983, IEEE Transactions on Nuclear Science.

[4]  John R. Hauser,et al.  Simulation Approach for Modeling Single Event Upsets on Advanced CMOS SRAMS , 1985, IEEE Transactions on Nuclear Science.

[5]  R. Koga,et al.  Error Analysis and Prevention of Cosmic Ion-Induced Soft Errors in Static CMOS RAMs , 1982, IEEE Transactions on Nuclear Science.

[6]  S. E. Diehl,et al.  Comparisons of Single Event Vulnerability of GaAs SRAMS , 1986, IEEE Transactions on Nuclear Science.

[7]  R. Koga,et al.  Single Event Error Immune CMOS RAM , 1982, IEEE Transactions on Nuclear Science.