A current-starved inverter-based differential amplifier design for ultra-low power applications

As silicon feature sizes decrease, more complex circui try arrays can now be contrived on a single die. This increase in the number of on-chip devices per unit area results in increased power dissipation per unit area. In order to meet certain power and operating temperature specifications, circuit design necessitates a focus on power efficiency, which is especially important in systems employing hundreds or thousands of instances of the same device. In large arrays, a slight increase in the power efficiency of a single component is heightened by the number of instances of the device in the system. This paper proposes a fully differential, low-power current-starving inverter-based amplifier topology designed in a commercial 0.18μm process. This design achieves 46dB DC gain and a 464 kHz uni ty gain frequency with a power consumption of only 145.32nW at 700mV power supply vol tage for ultra-low power, low bandwidth applications. Higher bandwidth designs are also proposed, including a 48dB DC gain, 2.4 MHz unity-gain frequency amplifier operating at 900mV wi th only 3.74μW power consumption.

[1]  Ka Nang Leung,et al.  Three-stage large capacitive load amplifier with damping-factor-control frequency compensation , 2000, IEEE Journal of Solid-State Circuits.

[2]  Edgar Sánchez-Sinencio,et al.  Multistage Amplifier Topologies with Nested-Compensation , 1998 .

[3]  Eric A. Vittoz,et al.  Analog Circuits in Weak Inversion , 2006 .

[4]  Bram Nauta,et al.  A CMOS transconductance-C filter technique for very high frequencies , 1992 .

[5]  H. Zimmermann,et al.  Opamp with 106 dB DC gain in 120nm digital CMOS , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[6]  Hoi Lee,et al.  Advances in active-feedback frequency compensation with power optimization and transient improvement , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Gaetano Palumbo,et al.  Three-Stage CMOS OTA for Large Capacitive Loads With Efficient Frequency Compensation Scheme , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .

[9]  H. Voorman,et al.  Tunable high-frequency Gm-C filters , 2000, IEEE Journal of Solid-State Circuits.

[10]  Davide Marano,et al.  Analytical figure of merit evaluation of RNMC networks for low-power three-stage OTAs , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[11]  Hoi Lee,et al.  Active-feedback frequency-compensation technique for low-power multistage amplifiers , 2003, IEEE J. Solid State Circuits.

[12]  M. Figueiredo,et al.  Two-stage fully-differential inverter-based self-biased CMOS amplifier with high efficiency , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[13]  Ka Nang Leung,et al.  Nested Miller compensation in low-power CMOS design , 2001 .

[15]  Gaetano Palumbo,et al.  Single Miller capacitor frequency compensation with nulling resistor for three-stage amplifiers , 2007, 2007 18th European Conference on Circuit Theory and Design.

[16]  W. Sansen,et al.  AC boosting compensation scheme for low-power multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[17]  Chaiyan Chanapromma,et al.  A CMOS fully differential operational transconductance amplifier operating in sub-threshold region and its application , 2010, 2010 2nd International Conference on Signal Processing Systems.

[18]  Hoi Lee,et al.  A dual-path bandwidth extension amplifier topology with dual-loop parallel compensation , 2003 .