Formal Verification of Digital Circuits Using Symbolic Ternary System Models
暂无分享,去创建一个
[1] Michael J. C. Gordon,et al. Why higher-order logic is a good formalism for specifying and verifying hardware , 1985 .
[2] Randal E. Bryant,et al. Boolean Analysis of MOS Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Allan L. Fisher,et al. Verifying pipelined hardware using symbolic logic simulation , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[4] Randal E. Bryant,et al. Formal verification of memory circuits by switch-level simulation , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Michael Yoeli,et al. On a Ternary Model of Gate Networks , 1979, IEEE Transactions on Computers.
[6] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[7] Fred Kröger,et al. Temporal Logic of Programs , 1987, EATCS Monographs on Theoretical Computer Science.
[8] Lynn Conway,et al. Introduction to VLSI systems , 1978 .
[9] Edmund M. Clarke,et al. Sequential circuit verification using symbolic model checking , 1991, DAC '90.
[10] Mary Jane Irwin,et al. Fast Methods for Switch-Level Verification of MOS Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Randal E. Bryant,et al. COSMOS: a compiled simulator for MOS circuits , 1987, DAC '87.
[12] Srinivas Devadas,et al. On the verification of sequential machines at differing levels of abstraction , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[13] Randal E. Bryant,et al. Synchronous circuit verification by symbolic simulation: an illustration , 1990 .
[14] John A. Darringer. The application of program verification techniques to hardware verification , 1979, DAC.