A 400 MHz–1.5 GHz all digital integer-N PLL with a reference spur reduction technique
暂无分享,去创建一个
[1] Xueyi Yu,et al. A $\Delta\Sigma$ Fractional-N Synthesizer With Customized Noise Shaping for WCDMA/HSDPA Applications , 2009, IEEE Journal of Solid-State Circuits.
[2] B. Nauta,et al. A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.
[3] I-Ting Lee,et al. A Wide-Range PLL Using Self-Healing Prescaler/VCO in 65-nm CMOS , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Xueyi Yu,et al. A ΔΣ fractional-N synthesizer with customized noise shaping for WCDMA/HSDPA applications , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[5] J.A. Tierno,et al. A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI , 2008, IEEE Journal of Solid-State Circuits.
[6] I-Ting Lee,et al. A Leakage-Current-Recycling Phase-Locked Loop in 65 nm CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.
[7] Chung-Chih Hung,et al. Spur-Reduction Frequency Synthesizer Exploiting Randomly Selected PFD , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Jing Jin,et al. Quantization Noise Suppression in Fractional-$N$ PLLs Utilizing Glitch-Free Phase Switching Multi-Modulus Frequency Divider , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.