Analog CMOS processor for early vision processing with highly reduced power consumption
暂无分享,去创建一个
Stanislaw Szczepanski | Grzegorz Blakiewicz | Jacek Jakusz | Waldemar Jendernalik | Robert Piotrowski
[1] P. Dudek,et al. Implementing the grayscale wave metric on a cellular array processor chip , 2008, 2008 11th International Workshop on Cellular Neural Networks and Their Applications.
[2] Piotr Dudek,et al. A general-purpose processor-per-pixel analog SIMD vision chip , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Nan-Jian Wu,et al. A novel architecture of vision chip for fast traffic lane detection and FPGA implementation , 2009, 2009 IEEE 8th International Conference on ASIC.
[4] P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .
[5] Jacques-Olivier Klein,et al. A DSP‐like analogue processing unit for smart image sensors , 2002, Int. J. Circuit Theory Appl..
[6] Grzegorz Blakiewicz. Analog multiplier for a low-power integrated image sensor , 2009, 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems.
[7] M. Gottardi,et al. A 100 $\mu$ W 128 $\times$ 64 Pixels Contrast-Based Asynchronous Binary Vision Sensor for Sensor Networks Applications , 2009, IEEE Journal of Solid-State Circuits.
[8] Piotr Dudek,et al. An 80×80 general-purpose digital vision chip in 0.18μm CMOS technology , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[9] Jang-Kyoo Shin,et al. Light-adaptive vision system for remote surveillance using a smart vision chip , 2010, 2010 IEEE International Conference on Imaging Systems and Techniques.