论文信息 - 0.5-V 5.6-GHz CMOS Receiver Subsystem

0.5-V 5.6-GHz CMOS Receiver Subsystem

The building blocks of a 0.5-V receiver, including a receiver front-end and a low-pass filter (LPF), are fabricated using 0.18-mum CMOS technology. At 5.6 GHz, the receiver front-end achieves a voltage gain of 17.1 dB and a noise figure of 8.7 dB, while dissipating at 19.4 mW. The fifth-order low-pass Chebyshev filter achieves a corner frequency of 2.6 MHz and an input-referred noise of 28.5 nV/sqrt (Hz) at 6.8 mW. The receiver front-end is further integrated with the LPFs to form a highly integrated receiver subsystem at ultra-low voltage.

Tao Wang | Shey-Shi Lu | Hung-Wei Chiu | Hsiao-Chin Chen | Tze-Huei Kao

[1] Mourad N. El-Gamal,et al. Very low-voltage (0.8V) CMOS receiver frontend for 5 GHz RF applications , 2002 .

[2] Tao Wang,et al. A 5–6 GHz 1-V CMOS Direct-Conversion Receiver With an Integrated Quadrature Coupler , 2007, IEEE Journal of Solid-State Circuits.

[3] P. Kinget,et al. A 0.5 V 900 MHz CMOS Receiver Front End , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[4] A. Yamagishi,et al. 2-GHz RF front-end circuits in CMOS/SIMOX operating at an extremely low voltage of 0.5 V , 2000, IEEE Journal of Solid-State Circuits.

[5] P. Kinget,et al. 0.5-V analog circuit techniques and their application in OTA and filter design , 2005, IEEE Journal of Solid-State Circuits.

[6] Kiat Seng Yeo,et al. Sub-1 V Low Power Wide Range Injection-Locked Frequency Divider , 2007 .