VHDL-based communication- and synchronization synthesis

This paper describes an approach for VHDL-based communication and synchronization synthesis. This design step transforms a system level VHDL description into an RT-level description. The idea is, not to synthesize system level implementations of communication, and synchronization mechanisms but to perform the synthesis step as a mapping step of an abstract communication or synchronization mechanism to one of a set of RT-level implementations. The major sub-problem, which needed to be solved for the synthesis algorithm was the topology dependent mapping of implementations.

[1]  W. U. Klein,et al.  Correctness verification of concurrent controller specifications , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[2]  Ludmila Cherkasova,et al.  Structured Nets , 1981, International Symposium on Mathematical Foundations of Computer Science.

[3]  David Harel,et al.  On visual formalisms , 1988, CACM.

[4]  Sabine März,et al.  System-Level Specification and Design Using VHDL: A Case Study , 1993, CHDL.

[5]  O. Pulkkinen,et al.  Integration of SDL and VHDL for high-level digital design , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[6]  Wolfgang Glunz,et al.  Using VHDL for simulation of SDL specifications , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[7]  Giovanni De Micheli,et al.  Interface optimization for concurrent systems under timing constraints , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Daniel Gajski,et al.  Synthesis of system-level bus interfaces , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[9]  Wolfgang Ecker,et al.  The design cube-a model for VHDL designflow representation , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[10]  David Harel,et al.  Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..

[11]  Daniel D. Gajski,et al.  SpecCharts : A Language for System Level Synthesis , 1991 .

[12]  Frank Vahid,et al.  Translating system specifications to VHDL , 1991, Proceedings of the European Conference on Design Automation..