Design of a high-voltage rail-to-rail error amplifier based on standard CMOS used in an LDO

This paper presents the design of a high-voltage (HV) rail-to-rail error amplifier. This circuit controls the output signal of a low drop-out voltage regulator (LDO) according to the reference voltages and based on stacked standard transistors. The circuit is designed using 65 nm CMOS process technology with a nominal voltage of 2.5 V and is optimized for arbitrary values of supply voltage up to 5.0 V. The error amplifier consists of 3 stages and 2 feedback loops. The stages are internally connected rail-to-rail to achieve high GBW and DC accuracy. The simulation and measurement results for the designed HV-error amplifier show that the output signal of the LDO tracks the reference voltages. The circuit design is technology-independent and compatible with scaled CMOS.

[1]  Michael Fulde,et al.  A digitally controlled DC-DC converter for SoC in 28nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[2]  Anantha Chandrakasan,et al.  20 $\mu$ A to 100 mA DC–DC Converter With 2.8-4.2 V Battery Supply for Portable Applications in 45 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[3]  Bert Serneels,et al.  A 1.5W 10V-output Class-D amplifier using a boosted supply from a single 3.3V input in standard 1.8V/3.3V 0.18μm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Shanfeng Cheng,et al.  A fully integrated power-management solution for a 65nm CMOS cellular handset chip , 2011, 2011 IEEE International Solid-State Circuits Conference.

[5]  Maurits Ortmanns,et al.  An LDO using stacked transistors on 65 nm CMOS , 2013, 2013 European Conference on Circuit Theory and Design (ECCTD).