A 1.89 mW/Gbps SST transmitter with three-tap FFE and impedance calibration
暂无分享,去创建一个
[1] Feng Zhang,et al. A 5 Gb/s multi-mode transmitter with de-emphasis for PCI Express 2.0/USB 3.0 , 2014 .
[2] I-Chyn Wey,et al. Reliable and low error dual modular redundancy FIR filter with wide protection window , 2014, IEICE Electron. Express.
[3] Zhihua Wang,et al. A 76 mW 40-Gb/s SerDes transmitter with 64:1 MUX In 65-nm CMOS technology , 2016, 2016 6th International Conference on Electronics Information and Emergency Communication (ICEIEC).
[4] Maryam Shojaei Baghini,et al. A 16-Gbps 9mW Transmitter with FFE in 90nm CMOS Technology for Off-Chip Communication , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.
[5] Thomas Toifl,et al. A 14Gb/s high-swing thin-oxide device SST TX in 45nm CMOS SOI , 2011, 2011 IEEE International Solid-State Circuits Conference.
[6] Kok Lim Chan,et al. A 32.75-Gb/s Voltage-Mode Transmitter With Three-Tap FFE in 16-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.
[7] A. Emami-Neyestanak,et al. A low-power 20Gb/s transmitter in 65nm CMOS technology , 2012, 2012 IEEE Radio Frequency Integrated Circuits Symposium.
[8] Deog-Kyoon Jeong,et al. 20-Gb/s 3.6-VPP-swing source-series-terminated driver with 2-Tap FFE in 65-nm CMOS , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).
[9] Zhihua Wang,et al. 2-tap pre-emphasis SST transmitter with skin effect loss equalisation in 65 nm CMOS technology , 2014 .
[10] Weixin Gai,et al. Swing-programmable SST transmitter with power-efficient de-emphasis , 2015 .
[11] Jing Jin,et al. A 28 Gb/s 2-Tap FFE Source-Series-Terminated Transmitter in 22 nm CMOS FDSOI , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).
[12] Biman Chattopadhyay,et al. A 12.5Gbps Transmitter for Multi-standard SERDES in 40nm Low Leakage CMOS Process , 2018, 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID).
[13] Amr Amin Hafez,et al. A 3.8 mW/Gbps quad-channel 8.5–13 Gbps serial link with a 5-tap DFE and a 4-tap transmit FFE in 28 nm CMOS , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).
[14] Dae Hyun Kwon,et al. A 5–8 Gb/s low-power transmitter with 2-tap pre-emphasis based on toggling serialization , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[15] Shen-Iuan Liu,et al. A 5 Gb/s Voltage-Mode Transmitter Using Adaptive Time-Based De-Emphasis , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Weixin Gai,et al. A novel 6-Gbps half-rate SST transmitter with impedance calibration and adjustable pre-emphasis , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).
[17] Oh-Kyong Kwon,et al. A Low-Power Two-Tap Voltage-Mode Transmitter With Precisely Matched Output Impedance Using an Embedded Calibration Circuit , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.
[18] Amr Amin Hafez,et al. A 3.8 mW/Gbps Quad-Channel 8.5–13 Gbps Serial Link With a 5 Tap DFE and a 4 Tap Transmit FFE in 28 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.
[19] Kok Lim Chan,et al. A 32.75-Gb/s voltage mode transmitter with 3-tap FFE in 16nm CMOS , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[20] Pierpaolo Palestri,et al. Design of a 8-taps, 10Gbps transmitter for automotive micro-controllers , 2016, 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).
[21] Thomas Toifl,et al. A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With $≪ -$16 dB Return Loss Over 10 GHz Bandwidth , 2008, IEEE Journal of Solid-State Circuits.
[22] Szymon Bugiel,et al. Development of low-power high speed (10Gb/s) drivers in CMOS 130 nm technology , 2015, 2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES).
[23] Zhihua Wang,et al. A 70 mW 25 Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset With 40 dB of Equalization in 65 nm CMOS Technology , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.
[24] Zhihua Wang,et al. A 4×20-Gb/s 0.86pJ/b/lane 2-tap-FFE source-series-terminated transmitter with far-end crosstalk cancellation and divider-less clock generation in 65nm CMOS , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).
[25] Shuai Chen,et al. A novel SST transmitter with mutually decoupled impedance self-calibration and equalization , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).
[26] Taeho Kim,et al. A 0.87 W Transceiver IC for 100 Gigabit Ethernet in 40 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.
[27] Lei Luo,et al. A 32mW 7.4Gb/s protocol-agile source-series-terminated transmitter in 45nm CMOS SOI , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[28] Woo-Young Choi,et al. A 5-Gb/s low-power transmitter with voltage-mode output driver in 90nm CMOS technology , 2011, 2011 International SoC Design Conference.
[29] Thomas Toifl,et al. A 28Gb/s source-series terminated TX in 32nm CMOS SOI , 2012, 2012 IEEE International Solid-State Circuits Conference.
[30] Yanan Chen,et al. A 8.0Gb/s source-series-terminated transmitter driver with 3 tap FFE for multi-standard applications in 65 nm CMOS , 2016, 2016 International Conference on Control, Decision and Information Technologies (CoDIT).