CMOS Devices: Sources and Models of Emanation

In this chapter, the major insights regarding the sources of power and electromagnetic leakages are provided. We investigate the first-order dependencies between the data handled and the leakage to allow us to define some simple power and electromagnetic models rather than dealing with complex equations and several parameters. Thanks to these models, an adversary does not need to fully understand the underlying semiconductor physics, neither the structure of the devices, to be able to mount an attack. Indeed we will see some of the possible techniques in this chapter and will deepen this topic in Chap. 6.

[1]  Christophe Clavier,et al.  Correlation Power Analysis with a Leakage Model , 2004, CHES.

[2]  Christof Paar,et al.  Cryptographic Hardware and Embedded Systems - CHES 2003 , 2003, Lecture Notes in Computer Science.

[3]  Sylvain Guilley,et al.  Differential Power Analysis Model and Some Results , 2004, CARDIS.

[4]  Robert H. Sloan,et al.  Examining Smart-Card Security under the Threat of Power Analysis Attacks , 2002, IEEE Trans. Computers.

[5]  Francis Olivier,et al.  Electromagnetic Analysis: Concrete Results , 2001, CHES.

[6]  David A. Wagner,et al.  Towards Efficient Second-Order Power Analysis , 2004, CHES.

[7]  David A. Wagner,et al.  Hidden Markov Model Cryptanalysis , 2003, CHES.

[8]  Dakshi Agrawal,et al.  The EM Side-Channel(s) , 2002, CHES.

[9]  Markus G. Kuhn,et al.  Tamper resistance: a cautionary note , 1996 .

[10]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[11]  Siva Sai Yerubandi,et al.  Differential Power Analysis , 2002 .

[12]  Ira Krepchin,et al.  Texas Instruments Inc. , 1963, Nature.

[13]  Jean-Jacques Quisquater,et al.  ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smart Cards , 2001, E-smart.

[14]  Hervé Chabanne,et al.  Generalizing square attack using side-channels of an AES implementation on an FPGA , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[15]  Marc Joye,et al.  Cryptographic hardware and embedded systems - CHES 2004 : 6th International Workshop, Cambridge, MA, USA, August 11-13, 2004 : proceedings , 2004 .

[16]  Christophe Clavier,et al.  Differential Power Analysis in the Presence of Hardware Countermeasures , 2000, CHES.

[17]  Bart Preneel,et al.  Power-analysis attack on an ASIC AES implementation , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..

[18]  Jean-Sébastien Coron,et al.  Statistics and secret leakage , 2000, TECS.

[19]  Thomas S. Messerges,et al.  Using Second-Order Power Analysis to Attack DPA Resistant Software , 2000, CHES.

[20]  Dakshi Agrawal,et al.  Multi-channel Attacks , 2003, CHES.

[21]  Bart Preneel,et al.  Power Analysis of an FPGA: Implementation of Rijndael: Is Pipelining a DPA Countermeasure? , 2004, CHES.