Test Response Compression Based on Huffman Coding
暂无分享,去创建一个
[1] Krishnendu Chakrabarty,et al. Test data compression for system-on-a-chip using Golomb codes , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[2] Nur A. Touba,et al. Test vector decompression via cyclical scan chains and its application to testing core-based designs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[3] J.H. Patel,et al. Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[4] Tomoo Inoue,et al. Generating small test sets for test compression/decompression scheme using statistical coding , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.
[5] Nur A. Touba,et al. Synthesis of zero-aliasing elementary-tree space compactors , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).
[6] Krishnendu Chakrabarty,et al. Synthesis of single-output space compactors with application to scan-based IP cores , 2001, ASP-DAC '01.
[7] Nur A. Touba,et al. Using an embedded processor for efficient deterministic testing of systems-on-a-chip , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).
[8] Krishnendu Chakrabarty,et al. Design of parameterizable error-propagating space compactors for response observation , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.
[9] Ozgur Sinanoglu,et al. Space and time compaction schemes for embedded cores , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[10] Tomoo Inoue,et al. Test Generation for Test Compression Based on Statistical Coding(Special Issue on Test and Verification of VLSI) , 2002 .
[11] Krishnendu Chakrabarty,et al. Built-in self testing of sequential circuits using precomputed test sets , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).
[12] Nur A. Touba,et al. Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[13] John P. Hayes,et al. Optimal Zero-Aliasing Space Compaction of Test Responses , 1998, IEEE Trans. Computers.
[14] Aiman H. El-Maleh,et al. A geometric-primitives-based compression scheme for testing systems-on-a-chip , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.