A direct synthesis method of cascaded continuous-time sigma-delta modulators

This paper presents an efficient method to synthesize cascaded sigma-delta modulators implemented with continuous-time circuits. It is based on the direct synthesis of the whole cascaded architecture in the continuous-time domain instead of using a discrete-to-continuous time transformation as has been done in previous approaches. In addition to place the zeros of the loop filter in an optimum way, the proposed methodology leads to more efficient architectures in terms of circuit complexity, power consumption and robustness with respect to circuit nonidealities.

[1]  W. Martin Snelgrove,et al.  Continuous-time delta-sigma modulators for high-speed a/d conversion , 2013 .

[2]  Hassan Aboushady,et al.  Systematic approach for discrete-time to continuous-time transformation of /spl Sigma//spl Delta/ modulators , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[3]  Chi-Hung Lin,et al.  Synthesis and analysis of high-order cascaded continuous-time /spl Sigma//spl Delta/ modulators , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[4]  Lucien Breems,et al.  Continuous-Time Sigma-Delta Modulation for IF A/D Conversion in Radio Receivers , 2001 .

[5]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[6]  Omid Shoaei,et al.  Continuous-Time Delta-Sigma A/D Converters for High Speed Applications , 1995 .

[7]  M. Clara,et al.  A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolution , 2004, IEEE Journal of Solid-State Circuits.

[8]  O. Oliaei,et al.  Design of continuous-time sigma-delta modulators with arbitrary feedback waveform , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[9]  Maurits Ortmanns,et al.  On the synthesis of cascaded continuous-time Sigma-Delta modulators. , 2001 .

[10]  Ángel Rodríguez-Vázquez,et al.  An optimization-based tool for the high-level synthesis of discrete-time and continuous-time /spl Sigma//spl Delta/ modulators in the Matlab/Simulink environment , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[11]  W. Sansen,et al.  A High-Frequency and High-Resolution Fourth-Order ΣΔ A/D Converter in BICMOS Technology , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[12]  Willy Sansen,et al.  A high-frequency and high-resolution fourth-order /spl Sigma//spl Delta/ A/D converter in BiCMOS technology , 1994 .

[13]  Fernando Medeiro,et al.  CMOS telecom data converters , 2003 .

[14]  M. Moyal,et al.  A 700/900mW/channel CMOS dual analog front-end IC for VDSL with integrated 11.5/14.5dBm line drivers , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..