A low-power reconfigurable analog-to-digital converter

A reconfigurable analog-to-digital converter digitizes signals over a 1 Hz-10 MHz bandwidth and 6 to 16 b resolution with adaptive power consumption. The converter achieves this by reconfiguring between pipeline and /spl Delta//spl Sigma/ architectures and adjusting circuit parameters and bias currents.

[1]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[2]  Allan Waters,et al.  The Operational Amplifier , 1991 .

[3]  Kelvin Boo-Huat Khoo,et al.  PROGRAMMABLE, HIGH-DYNAMIC RANGE SIGMA-DELTA A/D CONVERTERS FOR MULTISTANDARD, FULLY-INTEGRATED RF RECEIVERS , 1998 .

[4]  J. N. Babanezhad.  A low-output-impedance fully differential op amp with large output swing and continuous-time common-mode feedback , 1991 .

[5]  P.G.A. Jespers,et al.  A CMOS 13-b cyclic RSD A/D converter , 1992, IEEE Journal of Solid-State Circuits.

[6]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[7]  B. Razavi.  Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .

[8]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[9]  Max W. Hauser,et al.  Principles of oversampling A/D conversion , 1991 .

[10]  M. Conti,et al.  High-frequency fully differential filter using operational amplifiers without common-mode feedback , 1989 .

[11]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[12]  Hae-Seung Lee,et al.  A high-swing CMOS telescopic operational amplifier , 1998 .

[13]  Paul Jespers,et al.  Reliability of code density test for high resolution ADCs , 1991 .

[14]  J. Plany,et al.  A 5.75 b 350 M sample/s or 6.75 b 150 M sample/s reconfigurable flash ADC for a PRML read channel , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[15]  Paul Chuan-Wei Yu.  Low-power design techniques for pipelined analog-to-digital converters , 1996 .

[16]  R. Castello,et al.  A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.

[17]  D.A. Hodges,et al.  A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.

[18]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[19]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[20]  Michael L. McMahan.  WIRELESS SYSTEMS AND TECHNOLOGY OVERVIEW , 1994 .

[21]  Stephen H. Lewis,et al.  A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers , 1997, IEEE J. Solid State Circuits.

[22]  Hae-Seung Lee,et al.  A CMOS op amp with fully-differential gain-enhancement , 1994 .

[23]  S. Jantzi,et al.  A fourth-order bandpass sigma-delta modulator , 1993 .

[24]  Hae-Seung Lee,et al.  A 2.5 V 12 b 5 MSample/s pipelined CMOS ADC , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[25]  Gabor C. Temes,et al.  Oversampling delta-sigma data converters : theory, design, and simulation , 1992 .

[26]  Paul R. Gray,et al.  A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .

[27]  Hae-Seung Lee.  A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC , 1994 .

[28]  Kaveh Pahlavan,et al.  Wireless data communications , 1994, Proc. IEEE.

[29]  Li Lin,et al.  Recent developments in high integration multi-standard CMOS transceivers for personal communication systems , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[30]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[31]  A.S. Sedra,et al.  Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.

[32]  Takeshi Hattori,et al.  Overview of wireless personal communications , 1995, IEEE Commun. Mag..

[33]  Paul R. Gray,et al.  A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral , 1987 .

[34]  James K. Roberge,et al.  Operational Amplifiers: Theory and Practice , 1975 .

[35]  Hae-Seung Lee,et al.  A CMOS 12-bit 4 MHz pipelined A/D converter with commutative feedback capacitor , 1996, Proceedings of Custom Integrated Circuits Conference.

[36]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[37]  R. Plassche.  A sigma-delta modulator as an A/D converter , 1978 .

[38]  Thomas Cho.  Low-power low-voltage analog-to-digital conversion tech-niques using pipelined architectures , 1995 .