Application analysis and communication aspects for future multimedia architectures

A principal challenge for reducing the cost of complex systems-on-chip is to pursue more generic systems for a broad range of products. For this purpose, we explore three new architectural concepts for state-of-the-art video applications. First, we discuss a reusable scalable hardware architecture employing a hierarchical communication network fitting with the natural hierarchy of the application. In a case study, we show that MPEG streaming in DTV occurs at high level, while subsystems communicate at lower levels. The second concept is a software design that scales over a number of processors to enable reuse over a range of VLSI process technologies. We explore this via an H.264 decoder implementation that scales nearly linearly over up to eight processors by applying data partitioning. The third concept is resource-scalability, which is required to satisfy real-time constraints in a system with a high amount of shared resources. An example complexity-scalable MPEG-2 encoder scales the required cycle budget with a factor of three, in parallel with a smooth degradation of quality.

[1]  Bing Zeng,et al.  A new three-step search algorithm for block motion estimation , 1994, IEEE Trans. Circuits Syst. Video Technol..

[2]  C. Hentschel,et al.  New scalable DCT computation for resource-constrained systems , 2001, 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578).

[3]  William J. Dally,et al.  Imagine: Media Processing with Streams , 2001, IEEE Micro.

[4]  P. Pirsch,et al.  HIBRID-SOC: a multi-core architecture for image and video applications , 2003, MEDEA '03.

[5]  Santanu Dutta,et al.  Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems , 2001, IEEE Des. Test Comput..

[6]  N. Cho,et al.  Fast algorithm and implementation of 2-D discrete cosine transform , 1991 .

[7]  R.J. Bril,et al.  Multimedia QoS in consumer terminals , 2001, 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578).

[8]  R.J. Bril,et al.  Scalable video algorithms and quality-of-service resource management for consumer terminals , 2001, ICCE. International Conference on Consumer Electronics (IEEE Cat. No.01CH37182).

[9]  Peter Pirsch,et al.  HiBRID-SoC: a multi-core architecture for image and video applications , 2003, Proceedings 2003 International Conference on Image Processing (Cat. No.03CH37429).

[10]  Gerard de Haan,et al.  True-motion estimation with 3-D recursive search block matching , 1993, IEEE Trans. Circuits Syst. Video Technol..

[11]  Jo Yew Tham,et al.  A novel unrestricted center-biased diamond search algorithm for block motion estimation , 1998, IEEE Trans. Circuits Syst. Video Technol..

[12]  Kees G. W. Goossens,et al.  Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.

[13]  Peter H. N. de With,et al.  New DCT Computation Technique Based on Scalable Resources , 2003, J. VLSI Signal Process..

[14]  Peter H. N. de With,et al.  New Complexity Scalable MPEG Encoding Techniques for Mobile Applications , 2004, EURASIP J. Adv. Signal Process..

[15]  Viresh Rustagi,et al.  Calisto: A Low-Power Single-Chip Multiprocessor Communications Platform , 2003, IEEE Micro.

[16]  Y. Arai,et al.  A Fast DCT-SQ Scheme for Images , 1988 .

[17]  Erik B. van der Tol,et al.  Mapping of H.264 decoding on a multiprocessor architecture , 2003, IS&T/SPIE Electronic Imaging.

[18]  Peter H. N. de With,et al.  Computational-complexity scalable motion estimation for mobile MPEG encoding , 2004, IEEE Transactions on Consumer Electronics.