A 10-bit digital-to-analog converter (DAC) has been designed and fabricated in gallium arsenide using a 0.7- mu m MESFET self-aligned gate process. This circuit has the highest reported resolution for a GaAs DAC with monolithic current sources. The DAC operates at a 1-GHz sampling rate while dissipating only 139 mW of power. This design is not ideal for a system-level insertion because of the required bias adjustments of the FET current source, even though the R-2R ladder required no adjustment. However, the incorporation of the R-2R ladders in a segmented approach is expected to eliminate the bias adjustment requirement.<<ETX>>
[1]
Yoshiaki Sano,et al.
An 8-bit 1-GHz digital to analog converter using 0.5 mu m gate inverted HEMTs
,
1988,
Technical Digest., International Electron Devices Meeting.
[2]
N. Yokozawa,et al.
A 500-MHz 8-bit D/A converter
,
1985,
IEEE Journal of Solid-State Circuits.
[3]
T. Hornak,et al.
A 12-bit 1-Gword/s GaAs digital-to-analog converter system
,
1987
.
[4]
Y. Akazawa,et al.
An 8-bit 2-ns monolithic DAC
,
1988
.
[5]
Masao Nakaya,et al.
An 80-MHz 8-bit CMOS D/A converter
,
1986
.