Challenges in the design of the MAC protocols for wireless sensor networks using VHDL

In the design of MAC protocols for wireless sensor networks (WSN) it is necessary to fulfill some requirements such as low energy consumption, scalability, simplicity, etc. These requirements are not easy to fulfill from the viewpoint of implementation on FPGA or ASIC technologies. Therefore, in this paper we identify some challenges encountered during the design of MAC protocol for WSN. For some of these challenges, potential solutions are discussed. To illustrate the proposed solutions SMAC protocol is chosen. VHDL design of the S-MAC protocols is experimentally verified on the Altera EP2C5 FPGA development system.

[1]  Pedro C. Diniz,et al.  Automatic synthesis of data storage and control structures for FPGA-based computing engines , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[2]  Mani B. Srivastava,et al.  High-resolution, low-power time synchronization an oxymoron no more , 2010, IPSN '10.

[3]  Kamel Barkaoui,et al.  A probabilistic analysis of energy efficiency of wireless sensor network duty-cycled MAC protocols: application to S-MAC and Eco-MAC , 2010, Q2SWinet '10.

[4]  Azadeh Davoodi,et al.  FPGA Dynamic Power Minimization through Placement and Routing Constraints , 2006, EURASIP J. Embed. Syst..

[5]  Thomas Schmid,et al.  Reconfiguring the software radio to improve power, price, and portability , 2012, SenSys '12.

[6]  Wayne Luk,et al.  The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Donatella Sciuto,et al.  Energy-Aware FPGA-based Architecture for Wireless Sensor Networks , 2012, 2012 15th Euromicro Conference on Digital System Design.

[8]  Ákos Lédeczi,et al.  Putting the software radio on a low-calorie diet , 2010, Hotnets-IX.

[9]  Deborah Estrin,et al.  An energy-efficient MAC protocol for wireless sensor networks , 2002, Proceedings.Twenty-First Annual Joint Conference of the IEEE Computer and Communications Societies.

[10]  Zhao Zengrong.  Data Processing Technology of Virtual Logic Analyzer Based on FPGA , 2010, 2010 International Conference on Digital Manufacturing & Automation.

[11]  Laurent Fesquet,et al.  A Very High Speed True Random Number Generator with Entropy Assessment , 2013, CHES.

[12]  Tadeusz Luba,et al.  Logic synthesis method for pattern matching circuits implementation in FPGA with embedded memories , 2009, 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[13]  Olivier Sentieys,et al.  A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking , 2010, Design Automation Conference.

[14]  Mariusz Rawski,et al.  An application of functional decomposition in ROM-based FSM implementation in FPGA devices , 2005, J. Syst. Archit..

[15]  Quan Ding,et al.  Design and Implementation of CRC Based on FPGA , 2011, 2011 Second International Conference on Innovations in Bio-inspired Computing and Applications.

[16]  Giuseppe Patanè,et al.  Parallel CRC Realization , 2003, IEEE Trans. Computers.