Technology booster using strain-enhancing laminated SiN (SELS) for 65nm node HP MPUs

Strain enhancing laminated SiN (SELS) is reported for the first time. Although the same thickness and stress SiN film is used, channel strain is enhanced by multi layer deposition. This effect was investigated by our simulations and experiments. To solve wafer bending problem, we developed a new process flow which selectively forms SELS only on the nMOS gate. A high performance 37nm gate nMOSFET and 45nm gate pMOSFET (stage IV) were demonstrated with a drive currents of 1120/spl mu/A//spl mu/m and 690/spl mu/A//spl mu/m at V/sub dd/=1V/I/sub off/=100nA//spl mu/m, respectively. This is the best drive current among the recent reports.

[1]  T. Sugii,et al.  High performance 25 nm gate CMOSFETs for 65 nm node high speed MPUs , 2003, IEEE International Electron Devices Meeting 2003.

[2]  D. Lea,et al.  High speed 45nm gate length CMOSFETs integrated into a 90nm bulk technology incorporating strain engineering , 2003, IEEE International Electron Devices Meeting 2003.

[3]  D. T. Grider,et al.  35% drive current improvement from recessed-SiGe drain extensions on 37 nm gate length PMOS , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[4]  R. Kotlyar,et al.  Understanding stress enhanced performance in Intel 90nm CMOS technology , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[5]  C. Auth,et al.  Delaying forever: Uniaxial strained silicon transistors in a 90nm CMOS technology , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[6]  C.C. Chen,et al.  65nm CMOS high speed, general purpose and low power transistor technology for high volume foundry application , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[7]  Chenming Hu,et al.  45nm node planar-SOI technology with 0.296μm2 6T-SRAM cell , 2004, VLSIT 2004.