A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers

A parallel-pipelined A/D converter with an area and power efficient architecture is described. By sharing amplifiers along the pipeline and also completely eliminating the amplifier from the last stage, an 8-b pipeline is realized using just three amplifiers (instead of seven amplifiers with a conventional pipeline architecture). By using two such pipelines in parallel, a 52 Msamples/s prototype A/D converter that is Intended for a switched digital video application has been implemented in a 0.9-/spl mu/m CMOS technology. The device occupies 15 mm/sup 2/ and dissipates 250 mW from a 5 V supply.

[1]  R. Brodersen,et al.  Considerations for high-frequency switched-capacitor ladder filters , 1980 .

[2]  C.A. Laber,et al.  A family of differential NMOS analog circuits for a PCM codec filter chip , 1982, IEEE Journal of Solid-State Circuits.

[3]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[4]  M. Conti,et al.  High-frequency fully differential filter using operational amplifiers without common-mode feedback , 1989 .

[5]  A. Matsuzawa,et al.  A 10 b 30 MHz two-step parallel BiCMOS ADC with internal S/H , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[6]  P.G.A. Jespers,et al.  A 1.5 Ms/s 8-Bit Pipelined RSD A/D Converter , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[7]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[8]  P. Vorenkamp,et al.  A 10 b 50 MS/s pipelined ADC , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  K. Nagaraj.  Efficient circuit configurations for algorithmic analog to digital converters , 1993 .

[10]  Paul R. Gray,et al.  An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOS , 1993 .

[11]  K. Hirata,et al.  A 10 b 50 MHz pipelined CMOS A/D converter with S/H , 1993 .

[12]  Masoud Salehi,et al.  Communication Systems Engineering , 1994 .

[13]  Toshio Kumamoto,et al.  A 10-b 50 MS/s 500-mW A/D converter using a differential-voltage subconverter , 1994 .

[14]  D.J. Allstot,et al.  CMOS folding ADCs with current-mode interpolation , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[15]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[16]  Bram Nauta,et al.  A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter , 1995 .

[17]  L. R. Carley,et al.  An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC , 1995 .

[18]  Gi-Hong Im,et al.  Local distribution for IMTV , 1995 .

[19]  Bang-Sup Song,et al.  A 10-b 20-Msample/s low-power CMOS ADC , 1995, IEEE J. Solid State Circuits.

[20]  K. Bacrania,et al.  A 10-b 40-Msample/s BiCMOS A/D converter , 1996 .

[21]  Hae-Seung Lee,et al.  A 2.5 V 12 b 5 MSample/s pipelined CMOS ADC , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[22]  A.G.W. Venes,et al.  An 80 MHz 80 mW 8 b CMOS folding A/D converter with distributed T/H preprocessing , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[23]  Stephen H. Lewis,et al.  An 8-bit 50+ Msamples/s pipelined A/D converter with an area and power efficient architecture , 1996, Proceedings of Custom Integrated Circuits Conference.