Technology Scaling Effect on the Relative Impact of NBTI and Process Variation on the Reliability of Digital Circuits

The impact of negative bias temperature instability (NBTI) on circuit reliability is typically assessed without accounting for the variability associated with the manufacturing process. With technology progression, manufacturing process variability scales more aggressively than transistor NBTI lifetime. Hence, a clear link between transistor and circuit reliability that takes variability into account is imperative to analyze circuit reliability. We propose a figure of merit termed fall-out to describe the proportion of circuits whose frequencies would exceed the initial manufacturing distribution. We use fall-out to assess NBTI and process variability in tandem, and we show that the fall-out of circuit frequency (or timing delay) peaks and diminishes as technology scales. We propose that the fall-out of a ring oscillator can be used as a worst-case indicator of circuit reliability in any given technology.

[1]  John P. Hayes,et al.  Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering , 1999, IEEE Des. Test Comput..

[2]  T. Grasser,et al.  Ubiquitous relaxation in BTI stressing—New evaluation and insights , 2008, 2008 IEEE International Reliability Physics Symposium.

[3]  Balaji Vaidyanathan,et al.  The relationship between transistor-based and circuit-based reliability assessment for digital circuits , 2011, 2011 International Reliability Physics Symposium.

[4]  T. Nigam,et al.  Accurate product lifetime predictions based on device-level measurements , 2009, 2009 IEEE International Reliability Physics Symposium.

[5]  P. Abramowitz,et al.  Realistic Projections of Product Fmax Shift and Statistics due to HCI and NBTI , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[6]  R. Wong,et al.  Impact of NBTI Induced Statistical Variation to SRAM Cell Stability , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[7]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[8]  Takayasu Sakurai,et al.  A simple MOSFET model for circuit analysis , 1991 .

[9]  Jen-Hao Lee,et al.  Characterization of NBTI-Induced Interface State and Hole Trapping in SiON Gate Dielectrics of p-MOSFETs , 2010, IEEE Transactions on Device and Materials Reliability.

[10]  T. Grasser,et al.  The time dependent defect spectroscopy (TDDS) for the characterization of the bias temperature instability , 2010, 2010 IEEE International Reliability Physics Symposium.

[11]  K.C. Huang,et al.  Prediction and Control of NBTI -- Induced SRAM Vccmin Drift , 2006, 2006 International Electron Devices Meeting.

[12]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[13]  Kaushik Roy,et al.  Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[14]  S. Rauch,et al.  Review and Reexamination of Reliability Effects Related to NBTI-Induced Statistical Variations , 2007, IEEE Transactions on Device and Materials Reliability.

[15]  Yuan Xie,et al.  Intrinsic NBTI-variability aware statistical pipeline performance assessment and tuning , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[16]  S. Mahapatra,et al.  Recent Issues in Negative-Bias Temperature Instability: Initial Degradation, Field Dependence of Interface Trap Generation, Hole Trapping Effects, and Relaxation , 2007, IEEE Transactions on Electron Devices.

[17]  Tao Li,et al.  NBTI tolerant microarchitecture design in the presence of process variation , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.

[18]  Shekhar Y. Borkar,et al.  Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.

[19]  T. Grasser,et al.  Simultaneous Extraction of Recoverable and Permanent Components Contributing to Bias-Temperature Instability , 2007, 2007 IEEE International Electron Devices Meeting.

[20]  Muhammad Ashraful Alam,et al.  Reliability- and Process-variation aware design of integrated circuits — A broader perspective , 2008, 2011 International Reliability Physics Symposium.

[21]  S. Rauch.  The statistics of NBTI-induced V/sub T/ and /spl beta/ mismatch shifts in pMOSFETs , 2002 .

[22]  Guido Groeseneken,et al.  A compact NBTI model for accurate analog integrated circuit reliability simulation , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[23]  A. Bravaix,et al.  Novel hot-carrier AC-DC design guidelines for advanced CMOS nodes , 2008, 2008 IEEE International Reliability Physics Symposium.

[24]  B. Woolery,et al.  Effect of BTI Degradation on Transistor Variability in Advanced Semiconductor Technologies , 2008, IEEE Transactions on Device and Materials Reliability.

[25]  S. P. Park,et al.  Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance , 2007, ICCAD 2007.