Multiple-valued programmable logic arrays with universal literals
暂无分享,去创建一个
[1] Zvonko G. Vranesic,et al. On the synthesis of 4-valued current mode CMOS circuits , 1991, [1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic.
[2] Zvonko G. Vranesic,et al. Towards the realization of 4-valued CMOS circuits , 1992, [1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic.
[3] J. Ortega,et al. CMOS current-mode multivalued PLAs , 1991, IEEE Transactions on Circuits and Systems.
[4] Gerhard W. Dueck,et al. Multiple-valued logic operations with universal literals , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).
[5] Tsutomu Sasao. On the Optimal Design of Multiple-Valued PLA's , 1989, IEEE Trans. Computers.
[6] Vijayan K. Asari,et al. An Optimization Technique for the Design of Multiple Valued PLA's , 1994, IEEE Trans. Computers.
[7] Yutaka Hata,et al. Multiple-valued logic functions represented by TSUM, TPRODUCT, NOT and variables , 1993, [1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic.
[8] Jon T. Butler,et al. HAMLET-an expression compiler/optimizer for the implementation of heuristics to minimize multiple-valued programmable logic arrays , 1990, Proceedings of the Twentieth International Symposium on Multiple-Valued Logic.
[9] Gerhard W. Dueck. Direct cover MVL minimization with cost-tables , 1992, [1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic.