QoSS Hierarchical NoC-Based Architecture for MPSoC Dynamic Protection

As electronic systems are pervading our lives, MPSoC (multiprocessor system-on-chip) security is becoming an important requirement. MPSoCs are able to support multiple applications on the same chip. The challenge is to provide MPSoC security that makes possible a trustworthy system that meets the performance and security requirements of all the applications. The network-on-chip (NoC) can be used to efficiently incorporate security. Our work proposes the implementation of QoSS (quality of security service) to overcome present MPSoC vulnerabilities. QoSS is a novel concept for data protection that introduces security as a dimension of QoS. QoSS takes advantage of the NoC wide system visibility and critical role in enabling system operation, exploiting the NoC components to detect and prevent a wide range of attacks. In this paper, we present the implementation of a layered dynamic security NoC architecture that integrates agile and dynamic security firewalls in order to detect attacks based on different security rules. We evaluate the effectiveness of our approach over several MPSoCs scenarios and estimate their impact on the overall performance. We show that our architecture can perform a fast detection of a wide range of attacks and a fast configuration of different security policies for several MPSoC applications.

[1]  Slobodan Lukovic,et al.  Enhancing network-on-chip components to support security of processing elements , 2010, WESS '10.

[2]  Gianluca Palermo,et al.  Implementation of a reconfigurable data protection module for NoC-based MPSoCs , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[3]  Martha Johanna Sepúlveda,et al.  Dynamic NoC-based architecture for MPSoC security implementation , 2011, SBCCI '11.

[4]  Onur Mutlu,et al.  Kilo-NOC: A heterogeneous network-on-chip architecture for scalability and service guarantees , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).

[5]  Luca Benini,et al.  Analyzing on-chip communication in a MPSoC environment , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[6]  Gianluca Palermo,et al.  Secure Memory Accesses on Networks-on-Chip , 2008, IEEE Transactions on Computers.

[7]  Cynthia E. Irvine,et al.  Security as a dimension of quality of service in active service environments , 2001, Proceedings Third Annual International Workshop on Active Middleware Services.

[8]  Luca Benini Application Specific NoC Design , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[9]  Srivaths Ravi,et al.  Security as a new dimension in embedded system design , 2004, Proceedings. 41st Design Automation Conference, 2004..

[10]  Markus Winter,et al.  Hierarchical routing architectures in clustered 2D-mesh Networks-on-Chip , 2010, 2010 International SoC Design Conference.

[11]  国立大学法人お茶の水女子大学 Annual Report 2011 -個人別教育研究報告- , 2012 .

[12]  Radu Marculescu,et al.  Communication-centric SoC design for nanoscale domain , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).

[13]  Y. Zhang,et al.  Security wrappers and power analysis for SoC technology , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[14]  S. Evain,et al.  From NoC security analysis to design solutions , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[15]  Cristina Silvano,et al.  Security Aspects in Networks-on-Chips: Overview and Proposals for Secure Implementations , 2007 .

[16]  Martha Johanna Sepúlveda,et al.  Multi-objective artificial immune algorithm for security-constrained multi-application NoC mapping , 2012, GECCO '12.