HoneyComb ROS: A 6 × 6 Non-Blocking Optical Switch with Optimized Reconfiguration for ONoCs

Silicon photonics has become a commonly used paradigm for on-chip interconnects to meet the requirements of higher bandwidth in computationally intensive applications for manycore processors. Design of an optical switch is a vital aspect while constructing an optical NoC topology which influences the performance of network. We present a HoneyComb optimized reconfigurable optical switch (HCROS), a 6 × 6 non-blocking optical switch where optimized reconfiguration of optical links utilizing the states of basic 2 × 2 optical switching elements (OSE) was achieved while keeping the input-output (I/O) interconnection intact. The proposed 6-port HCROS architecture was further optimized to reduce the number of OSEs to minimize overall power consumption. We proposed a generic algorithm to find the optimal switching combination of OSEs for a particular I/O link to minimize the insertion loss and power consumption. In comparison to other non-blocking architectures, a maximum of 66% reduction in OSEs was observed for the optimized HCROS, which consumes only 12 OSEs. Simulations were performed for all 720 I/O links in different configurations to evaluate the power consumption and insertion loss. We observed up to 92% power savings in the case of optimized HCROS as compared to un-optimized HCROS, and a 79% minimization in insertion loss was also reported as a result of optimization.

[1]  Ronny Henker,et al.  Survey of Photonic and Plasmonic Interconnect Technologies for Intra-Datacenter and High-Performance Computing Communications , 2018, IEEE Communications Surveys & Tutorials.

[2]  Huaxi Gu,et al.  Votex: A non-blocking optical router design for 3D Optical Network on Chip , 2015, 2015 14th International Conference on Optical Communications and Networks (ICOCN).

[3]  Lin Yang,et al.  Rearrangeable-Nonblocking Five-Port Silicon Optical Switch for 2-D-Mesh Network on Chip , 2018, IEEE Photonics Journal.

[4]  Lin Yang,et al.  A Universal Method for Constructing N-Port Nonblocking Optical Router for Photonic Networks-On-Chip , 2012, Journal of Lightwave Technology.

[5]  Lin Yang,et al.  Five-Port Optical Router Based on Silicon Microring Optical Switches for Photonic Networks-on-Chip , 2016, IEEE Photonics Technology Letters.

[6]  Ning Wu,et al.  Review of Photonic and Hybrid On Chip Interconnects for MPSoCs in IoT Paradigm , 2018, 2018 21st Saudi Computer Society National Computer Conference (NCC).

[7]  K. Jinguji,et al.  Mach-Zehnder interferometer type optical waveguide coupler with wavelength-flattened coupling ratio , 1990 .

[8]  R A Spanke,et al.  N-stage planar optical permutation network. , 1987, Applied optics.

[9]  Lin Yang,et al.  Universal method for constructing N-port non-blocking optical router based on 2 × 2 optical switch for photonic networks-on-chip. , 2014, Optics express.

[11]  Achille Pattavina,et al.  Switching theory : architectures and performance in broadband ATM networks , 1998 .

[12]  Ting Zhou,et al.  Method to optimize optical switch topology for photonic network-on-chip , 2018 .

[13]  Andrzej Jajszczyk.  Nonblocking, repackable, and rearrangeable Clos networks: fifty years of the theory evolution , 2003, IEEE Commun. Mag..

[14]  Qi Li,et al.  Scaling Silicon Photonic Switch Fabrics for Data Center Interconnection Networks References and Links Programmable Wavelength Locking and Routing in a Silicon-photonic Interconnection Network , 2022 .

[15]  Lian-Kuan Chen,et al.  Optimization of Microring-Based Interconnection by Leveraging the Asymmetric Behaviors of Switching Elements , 2013, Journal of Lightwave Technology.

[16]  Mehdi Hosseinzadeh,et al.  Mach–Zehnder-based optical router design for photonic networks on chip , 2015 .

[17]  P. Dumon,et al.  Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides. , 2007, Optics letters.

[18]  Benjamin G. Lee,et al.  Silicon Photonic Switch Fabrics: Technology and Architecture , 2019, Journal of Lightwave Technology.

[19]  Lei Huang,et al.  Panzer: A 6 × 6 photonic router for optical network on chip , 2016, IEICE Electron. Express.

[20]  Jianfeng Ding,et al.  Five-port silicon optical router based on Mach-Zehnder optical switches for photonic networks-on-chip , 2016 .

[21]  Fen Ge,et al.  RoR: A low insertion loss design of rearrangeable hybrid photonic-plasmonic 6 × 6 non-blocking router for ONoCs , 2019, IEICE Electron. Express.

[22]  K. Murakami,et al.  Path-independent insertion loss optical space switch , 1987 .

[23]  Deepti S. Khurge,et al.  Router architecture for the interconnection network: A review , 2016, 2016 International Conference on Computing Communication Control and automation (ICCUBEA).

[24]  Kevin A. Williams,et al.  Optical Crosspoint Matrix Using Broadband Resonant Switches , 2014, IEEE Journal of Selected Topics in Quantum Electronics.

[25]  Lin Yang,et al.  A universal method for constructing N-port non-blocking optical router based on microring resonators , 2012, 2012 Conference on Lasers and Electro-Optics (CLEO).

[26]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[27]  Alexander V. Rylyakov,et al.  Modeling and Characterization of a Nonblocking $4\times 4$ Mach–Zehnder Silicon Photonic Switch Fabric , 2015, Journal of Lightwave Technology.

[28]  Yasuhiko Arakawa,et al.  Silicon photonics for next generation system integration platform , 2013, IEEE Communications Magazine.

[29]  Yu-Hwan Ro,et al.  Evaluating the Impact of Optical Interconnects on a Multi-Chip Machine-Learning Architecture , 2018 .

[30]  Simon D. Hammond,et al.  Optical interconnects for extreme scale computing systems , 2017, Parallel Comput..

[31]  Lei Zhang,et al.  Six-port optical switch for cluster-mesh photonic network-on-chip , 2018 .

[32]  K. Bergman,et al.  High-Speed 2$\, \times \,$2 Switch for Multiwavelength Silicon-Photonic Networks–On-Chip , 2009, Journal of Lightwave Technology.

[33]  Sudeep Pasricha,et al.  BiGNoC: Accelerating Big Data Computing with Application-Specific Photonic Network-on-Chip Architectures , 2018, IEEE Transactions on Parallel and Distributed Systems.

[34]  Michal Lipson,et al.  High-Speed 2 2 Switch for Multiwavelength Silicon-Photonic Networks – On-Chip , 2009 .

[35]  Lei Guo,et al.  Low Insertion Loss and Non-Blocking Microring-Based Optical Router for 3D Optical Network-on-Chip , 2018, IEEE Photonics Journal.

[36]  A. Sivanantha Raja,et al.  Photonic crystal $$4{\times }4$$4×4 dynamic hitless routers for integrated photonic NoCs , 2018, Photonic Network Communications.

[37]  Edoardo Fusella,et al.  Lighting Up On-Chip Communications with Photonics: Design Tradeoffs for Optical NoC Architectures , 2016, IEEE Circuits and Systems Magazine.

[38]  Minming Geng,et al.  N-port strictly non-blocking optical router based on Mach-Zehnder optical switch for photonic networks-on-chip , 2017 .

[39]  Mei Yang,et al.  On-chip wavelength-routed photonic networks with comb switches , 2012, The 9th International Conference on Group IV Photonics (GFP).

[40]  Sebastian Werner,et al.  A Survey on Optical Network-on-Chip Architectures , 2017, ACM Comput. Surv..

[41]  Ke Chen,et al.  TAONoC: A Regular Passive Optical Network-on-Chip Architecture Based on Comb Switches , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[42]  Lin Yang,et al.  Four-port mode-selective silicon optical router for on-chip optical interconnect. , 2018, Optics express.

[43]  Yifan Huang,et al.  Power Minimization in Microring-Based Benes Networks , 2018, IEEE Transactions on Communications.

[44]  Cruz Izu,et al.  Analysis of network-on-chip topologies for cost-efficient chip multiprocessors , 2016, Microprocess. Microsystems.

[45]  V. E. Benes,et al.  Algebraic and topological properties of connecting networks , 1962 .