A design flow dedicated to multi-mode architectures for DSP applications

This paper addresses the design of multi-mode architectures for digital signal processing applications. We present a dedicated design flow and its associated high-level synthesis tool, named GAUT. Given a unified description of a set of time-wise mutually exclusive tasks and their associated throughput constraints, a single RTL hardware architecture optimized in area is generated. In order to reduce the register, steering logic (multiplexers) and controller (decoding logic) complexities, we propose a joint-scheduling algorithm which maximizes the similarities between control steps and specific binding approaches for both functional units and storage elements which maximize the similarities between the datapaths. We show through a set of test cases that our approach offers significant area saving relative to the state-of-the-art.

[1]  Jean-Luc Danger,et al.  An iterative reconfigurability approach for WCDMA high-data-rate communications , 2006, IEEE Wireless Communications.

[2]  Yu-Chin Hsu,et al.  Data path allocation based on bipartite weighted matching , 1990, 27th ACM/IEEE Design Automation Conference.

[3]  Sharad Malik,et al.  The design of dynamically reconfigurable datapath coprocessors , 2004, TECS.

[4]  Cid C. de Souza,et al.  Efficient datapath merging for partially reconfigurable architectures , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Kaushik Roy,et al.  Synthesis of application-specific highly efficient multi-mode cores for embedded systems , 2005, TECS.

[6]  Brian W. Kernighan,et al.  An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..

[7]  Akihiro Hashimoto,et al.  Wire routing by optimizing channel assignment within large apertures , 1971, DAC.

[8]  John G. Proakis,et al.  Digital Signal Processing: Principles, Algorithms, and Applications , 1992 .

[9]  Miodrag Potkonjak,et al.  MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[10]  E.H.L. Aarts,et al.  Area optimization of multi-functional processing units , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[11]  John G. Proakis,et al.  Digital signal processing (3rd ed.): principles, algorithms, and applications , 1996 .

[12]  Ran-Hong Yan,et al.  A unified turbo/viterbi channel decoder for 3GPP mobile wireless in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[13]  Scott A. Mahlke,et al.  Increasing hardware efficiency with multifunction loop accelerators , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).

[14]  John Lach,et al.  Highly flexible multi-mode system synthesis , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[15]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[16]  Luca Benini,et al.  Adaptive least mean square behavioral power modeling , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[17]  ZVI GALIL,et al.  Efficient algorithms for finding maximum matching in graphs , 1986, CSUR.

[18]  Steven G. Johnson,et al.  FFTW: an adaptive software architecture for the FFT , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[19]  Emmanuel Boutillon,et al.  Synchronization processor synthesis for latency insensitive systems , 2005, Design, Automation and Test in Europe.

[20]  Christophe Jégo,et al.  A flexible architecture for block turbo decoders using BCH or Reed-Solomon components codes , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[21]  Hugo De Man,et al.  Quadratic zero-one programming based synthesis of application specific data paths , 1993, ICCAD '93.

[22]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[23]  Pascal Urard,et al.  A Methodology for Efficient Space-Time Adapter Design Space Exploration: A Case Study of an Ultra Wide Band Interleaver , 2007, 2007 IEEE International Symposium on Circuits and Systems.