New high-speed CMOS full adder cell of mirror design style
暂无分享,去创建一个
[1] Massimo Alioto,et al. Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[2] Kamran Eshraghian,et al. Principles of CMOS VLSI Design: A Systems Perspective , 1985 .
[3] Eby G. Friedman,et al. Multi-Voltage CMOS Circuit Design: Kursun/Multi-Voltage CMOS Circuit Design , 2006 .
[4] Tarek Darwish,et al. Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[5] Haomin Wu,et al. A new design of the CMOS full adder , 1992 .
[6] John P. Uyemura,et al. CMOS Logic Circuit Design , 1992 .
[7] Akira Kanuma,et al. CMOS circuit optimization , 1983 .
[8] Uming Ko,et al. Low-power design techniques for high-performance CMOS adders , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[9] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .
[10] Chip-Hong Chang,et al. A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .
[11] Hubert Kaeslin. Digital Integrated Circuit Design: Outlook , 2008 .
[12] E. E. Swartzlander,et al. Measuring delay time in adders using circuit simulation , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.
[13] M. Bayoumi,et al. On the design of low-energy hybrid CMOS 1-bit full adder cells , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..
[14] Eby G. Friedman,et al. Multi-voltage CMOS Circuit Design , 2006 .