Smart-pixel array processors based on optimal cellular neural networks for space sensor applications

A smart-pixel cellular neural network with hardware annealing capability, digitally programmable synaptic weights, and multisensor parallel interface has been under development for advanced space sensor applications. The smart-pixel CNN architecture is a programmable multi-dimensional array of optoelectronic neurons which are locally connected with their local neurons and associated active-pixel sensors. Integration of the neuroprocessor in each processor node of a scalable multiprocessor system offers orders-of-magnitude computing performance enhancements for on-board real-time intelligent multisensor processing and control tasks of advanced small satellites. The smart-pixel CNN operation theory, architecture, design and implementation, and system applications are investigated in detail. The VLSI implementation feasibility was illustrated by a prototype smart-pixel 5/spl times/5-neuroprocessor array chip of active dimensions 1380 /spl mu/m/spl times/746 /spl mu/m in a 2-/spl mu/m CMOS technology.

[1]  Bing J. Sheu,et al.  Compact receivers and smart-pixel chips for optical interconnects and signal processing , 1995, Photonics West.

[2]  Á. Rodríguez-Vázquez,et al.  Current-mode techniques for the implementation of continuous- and discrete-time cellular neural networks , 1993 .

[3]  Leon O. Chua,et al.  Cellular neural networks: applications , 1988 .

[4]  Hiroaki Fujimoto,et al.  LED array modules by new technology microbump bonding method , 1990 .

[5]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[6]  L.O. Chua,et al.  Cellular neural networks , 1993, 1988., IEEE International Symposium on Circuits and Systems.

[7]  Wai-Chi Fang,et al.  Optimal solutions of selected cellular neural network applications by the hardware annealing method , 1994, Proceedings of the Third IEEE International Workshop on Cellular Neural Networks and their Applications (CNNA-94).

[8]  Lin-Bao Yang,et al.  Cellular neural networks: theory , 1988 .

[9]  Bing J. Sheu,et al.  Neural information processing and VLSI , 1995 .

[10]  Bing J. Sheu,et al.  VLSI design of cellular neural networks with annealing and optical input capabilities , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[11]  Kari Halonen,et al.  Programmable analog VLSI CNN chip with local digital logic , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[12]  Andrzej Cichocki,et al.  Neural networks for optimization and signal processing , 1993 .